

LINEAR/SWITCHMODE VOLTAGE REGULATOR



LINEAR/SWITCHMODE VOLTAGE REGULATOR MANUAL

In most electronic systems, voltage regulation is required for various functions. Today's complex electronic systems are requiring greater regulating performance, higher efficiency and lower parts count. Present integrated circuit and power package technology has produced IC voltage regulators which can ease the task of regulated power supply design, provide the performance required and remain cost effective. Available in a growing variety, Motorola offers a wide range of regulator products from fixed and adjustable voltage types to special-function and switching regulator control ICs.

This manual describes Motorola's voltage regulator products and provides information on applying these products. Basic Linear regulator theory and switching regulator topologies has been included along with practical design examples. Other relevant topics include: trade-offs of Linear versus switching regulators, series pass elements for Linear regulators, switching regulator component design considerations, heatsinking, construction and layout, power supply supervisory and protection, and reliability. A Motorola regulator selector guide along with data sheets and an industry cross-reference are also contained in this handbook. A transistor and rectifier selector guide for switching regulators of various configurations and power levels is provided in Appendix A and B.

This information has been carefully checked and is believed to be entirely reliable. Hovewer, no responsibility is assumed for inaccuracies. Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit herein described. No license is conveyed under patent rights in any form. When this document contains information on a new product, specifications herein are subject to change without notice.

First European Edition - B038

© MOTOROLA INC., 1983

"All Rights Reserved"

Printed in Switzerland

quantum electro

MOTOROLA



LINEAR/SWITCHMODE VOLTAGE REGULATOR MANUAL

In most electronic systems, voltage regulation is required for various functions. Today's amplex electronic systems are requiring greater regulating performance, higher efficiency and laws parts count. Present integrated circuit and power package technology has produced IC voltage are count. Present integrated circuit and power supply design, provide the performance or regulators which can ease the task of requiated power supply design, provide the performance.

Switchmode or SWITCHMODE is a trademark of Motorola Inc.

This manual describes Motorole's voltage regulator products and provides information on oplying these products. Basic Linear regulator theory and switching regulator topologies has been included along with practical design examples. Other relevant topics includes trade-offs of these versus switching regulators, series pass elements for Linear regulators, switching regulators, and regulators, the standing construction and layout, power supply supervisory and protection, and reliability. A Motorola regulator selector guide along with data sheets and protection, and reliability. A Motorola regulator selector guide along with data sheets and protection, and restifier selector guide for switching regulators of various configurations and power levels, is provided in appendix A and B.

This information has been carefully checked and it deliaved to be entirely reliable. Hovewer, no responsibility assumed for insocuracies. Motorola reserves the right to make changes to any products herein to improve liability sitising out of the application or use of the application or use of a function or design. Motorola dots not assume any liability sitising out of the application or use of a product or circuit herein described. No ficence is conveyed under patent rights in any form. When this other many contains information on a new product, specifications herein are subject to change without notice.

First European Edition - SC38

OMOTOROLA INC., 1983

Printed in Switzerland.

TABLE OF CONTENTS

		Page
Section 1.	Basic Linear Regulator Theory The IC Voltage Regulator The Voltage Reference The Error Amplifier The "Regulator within a Regulator"	1-1 1-1 1-1 1-5 1-8
Section 2.	Selecting a Linear IC Voltage Regulator Selecting the Type of Regulator Positive Regulators Negative Regulators Fixed Output Regulators Adjustable Output Regulators Tracking Regulators Floating Regulators Selecting an IC Regulator	2-1 2-1 2-1 2-1 2-1 2-3 2-3 2-3 2-3
Section 3.	Linear Regulator Circuit Configuration and Design Considerations Positive, Adjustable Regulators Negative, Adjustable Regulators Positive, Fixed Regulators Negative, Fixed Regulators Tracking Regulators Floating Regulators Extending the Output Voltage Range Electronic Shutdown General Design Considerations	3-1 3-8 3-10 3-13 3-14 3-16 3-18 3-20
Section 4.	Series Pass-Element Considerations for Linear Regulators Series Pass Configurations Series Pass Element Specifications Current Limiting Techniques Constant Current Limiting Foldback Current Limiting Paralleling Pass Element Transistors A Transistor Selection Guide	4-1 4-1 4-2 4-3 4-3 4-6 4-9 4-10
Section 5.	Linear Regulator Construction and Layout General Considerations Ground Loops and Remote Voltage Sensing Semiconductor Mounting Considerations	5-1 5-1 5-2 5-5
Section 6.	Linear Regulator Design Example IC Regulator Selection Component Value Determination Input Voltage Constraints Regulator Output Current versus Package Considerations Series Pass Element Selection Heatsink Calculation Clamp Diodes	6-1 6-1 6-1 6-1 6-2 6-3 6-3 6-4
Section 7.	Linear Regulator Circuit Troubleshooting Check List	7-1
Section 8.	Designing the Input Supply Capacitor Input Filter Design Surge Current Considerations Design Procedure Filter Capacitor Determinations Rectifier Requirements Transformer Specifications	8-1 8-2 8-6 8-6 8-6 8-7 8-7
	Design Example	0-0

TABLE OF CONTENTS (continued)

			Page
Section	9.	Switching Regulators versus Linear Regulators	9-1
		The Market	9-1
		Comparison with Linear Regulators	9-1
Section	10.	Switching Regulator Topologies	10-1
		Buck and Boost	10-2
		Flyback and Forward Converters	10-4
		Push-Pull and Bridge Converters	10-8
Section	11.	Switching Regulator Component Design Tips	11-1
		Transformers	11-1
		Transistors Rectifiers	11-4 11-10
		Capacitors and Filters	11-12
		Control Circuits	11-13
Section	12	The Future for Switching Regulators	12-1
		A rease Banadary Clercht Pantharmana and	
Section	13.	Switching Regulator Design Examples	13-1
		A Simplified Power-Supply Design Using the TL494 Control Circuit	13-1
		Application of the TL494 in a 400 Watt and 1000 Watt	
		Off-Line Power Supply	13-3
		60-Watt Flyback Switching Power Supply Design	13-8
		Sandwiching the Windings	13-8
		Advantages of Flyback	13-13
		Final Results	13-13
Section	14	Power Supply Supervisory and Protection Considerations	14-1
		The Crowbar Technique	14-1
		SCR Considerations	14-2 14-4
		The Sense and Drive Circuit	14-4
		Power Supply Supervisory Circuits	14-14
Section	15.	Heatsinking	15-1
		The Thermal Equation	15-1
		Selecting a Heatsink	15-2
		Custom Heatsink Design	15-4
1-d-		Heatsink Design Example	15-8
Section	16.	Regulator Reliability	16-1
		Reliability Concepts	16-1 16-3
Section	17		
Section	17	IC Regulator Selection Guides	17-1 17-1
		Fixed Output Regulators	17-4
		Speciality Regulators and Switching Regulator Control Circuits	17-8
Section	18	Regulator Data Sheets	18-1
		LM109, 209, 309 Positive 3-Terminal Fixed household by the seed of	
		Voltage Regulators	18-2
		LM117, 217, 317 3-Terminal Adjustable Output Positive	Sections
		Voltage Regulators	18-7
		Output Positive Voltage Regulators	18-15
		LM117M, 217M, 317M Medium-Current 3-Terminal Adjustable	10-15
		Output Positive Voltage Regulators	18-23
		LM123,A/LM223,A/LM323,A 3-Ampere, 5 Volt Positive	
		Voltage Regulators	18-31
		LM137, 237, 337 3-Terminal Adjustable Output Negative	
		Voltage Regulators	18-37

TABLE OF CONTENTS (continued)

		Page
Section 18.	(continued)	
	LM137M, 237M, 337M Medium-Current 3-Terminal Adjustable	
	Negative Voltage Regulators	18-44
	LM140 Series, LM340 Series 3-Terminal Positive	
	Voltage Regulators	18-51
	LM150, 250, 350 3-Terminal Adjustable Output Positive	
	Voltage Regulators	18-61
	MC1400, MC1400A, MC1500, MC1500A Tight-Tolerance,	
	Low-Drift Voltage Reference Family	18-69
	MC1403, A, MC1503, A Precision Low-Voltage Reference	18-74
	MC1404, MC1404A, MC1504, MC1504A Low-Voltage	
	Reference Family	18-78
	MC1463, 1563 Negative Voltage Regulators	18-84
	MC1466L, 1566L Voltage and Current Regulators	18-90
	MC1468, 1568 Dual ± 15 Volt Regulators	18-93
	MC1469, 1569 Positive Adjustable Regulators	18-98
	MC1723, C Positive or Negative Adjustable Regulator	18-101
	MC3420, 3520 Inverter Control Circuit	18-109
	MC3423, 3523 Overvoltage "Crowbar" Sensing Circuit	18-122
	MC3424, A/MC3524, A/MC3324, A Power Supply Supervisory	
	Circuit/Dual Voltage Comparator	18-128
	MC3425, A MC3525, A Power Supply Supervisory/	
	Over-Under-Voltage Protection Circuit	18-144
	MC34060, 35060 Switchmode Pulse Width Modulation	
	Control Circuits	18-154
	MC34061, A, MC35061, A Three-Terminal Overvoltage	
	"Crowbar" Sensing Circuit	18-166
	MC34062, MC35062 Pin-Programmable Overvoltage "Crowbar"	
	Sensing Circuit	18-173
	MC34063, MC35063, MC33063 DC to DC Converter Control Circuits	20-30
	MC7800 Series 3-Terminal Positive Voltage Regulators	18-185
	MC78L00C, AC Series 3-Terminal Positive Voltage Regulators	18-197
	MC78M00C Series 3-Terminal Positive Voltage Regulators	18-204
	MC78T00 Series 3-Terminal Positive Voltage Regulators	18-212
	MC7900C Series 3-Terminal Negative Voltage Regulators	18-225
	MC79L00C, AC Series 3-Terminal Negative Voltage Regulators	18-234
	SG1525A, 1527A/SG2525A, 2527A/SG3525A, 3527A Pulse	
	Width Modulator Control Circuits	18-240
	SG1526/2526/3526 Pulse Width Modulation Control Circuits	18-247
	TDA4600 Control IC for Mains Isolated Freely Oscillating	
	Flyback Converter	18-255
	TL431 Series Programmable Precision References	18-261
	TL494, 495 Switchmode Pulse Width Modulation	
	Control Circuits	18-268
	TDT-101 A 100kHz Fet Switcher	18-280
	μ A78S40 Universal Switching Regulator Subsystem	18-282
Section 19.	Package Outline Dimensions	19-1
		20-1
Section 20.	Voltage Regulator Cross-Reference Guide	
Appendix A	Switchmode Power Transistor Selector Guide	20-8
Appendix B	Switchmode Rectifiers for Switching Power Supplies	20-16

TABLE OF CONTENTS (continued)

TL494, 495 Switchmade Pulse Width Modulation	

SECTION 1 BASIC LINEAR REGULATOR THEORY

A. THE IC VOLTAGE REGULATOR

The basic functional block diagram of an integrated circuit voltage regulator is shown in Figure 1-1. It consists of a stable reference, whose output voltage is VREF, and a high gain error amplifier. The output voltage, Vo, is equal to, or a multiple of, VREF. The regulator will tend to keep Vo constant by sensing any changes in Vo and trying to return it to its original value. Therefore, the ideal voltage regulator could be considered a voltage source with a constant output voltage. However, in practice the IC regulator is better represented by the model shown in Figure 1-2.

In this figure, the regulator is modeled as a voltage source with a positive output impedance, Zo. The value of the voltage source, V, is not constant; instead, it varies with changes in supply voltage, Vcc, and with changes in IC junction temperature, T_i, induced by changes in ambient temperature and power dissipation. Also, the regulator output voltage, Vo, is affected by the voltage drop across Zo, caused by the output current, Io. In the following text, the reference and amplifier sections will be described, and their contributions to the changes in the output voltage analyzed.

B. THE VOLTAGE REFERENCE

Naturally, the major requirement for the reference is that it be stable; variations in supply voltage or junction temperature should have little or no effect on the value of the reference voltage, VREF.

The Zener Diode Reference

The simplest form of a voltage reference is shown in Figure 1-3a. It consists of a resistor and a zener diode. The zener voltage, Vz, is used as the reference voltage. In order to determine Vz, consider Figure 1-3b. The zener diode, VR1, of Figure 1-3a has been replaced with its equivalent circuit model and the value of Vz is therefore given by (at a constant junction temperature):

$$V_Z = V_{BZ} + I_Z Z_Z = V_{BZ} + \left(\frac{V_{CC} - V_{BZ}}{R + Z_Z}\right) Z_Z \tag{1}$$

where VBZ = zener breakdown voltage

Iz = zener current

Zz = zener impedance at Iz

Note that changes in the supply voltage give rise to changes in the zener current, thereby changing the value of Vz, the reference voltage.




Figure 1-1. Voltage Regulator Functional Block Diagram




Figure 1-2. Voltage Regulator Equivalent Circuit Model




Figure 1-3. Zener Diode Reference

The Constant Current — Zener Reference

The effect of zener impedance can be minimized by driving the zener diode with a constant current as shown in Figure 1-4. The value of the zener current is largely independent of Vcc and is given by:

$$Iz = \frac{V_{BEQ1}}{R_{SC}}$$
 (2)

where $V_{BEQ1} = base-emitter voltage of Q1$ This gives a reference voltage of:

$$V_{REF} = V_Z + V_{BEQ1} = V_{BZ} + I_Z Z_Z + V_{BEQ1}$$
 (3)

where Iz is constant and given by equation 2.

The reference voltage (about 7 V) of this configuration is therefore largely independent of supply voltage variations. This configuration has the additional benefit of better temperature stability than that of a simple resistor-zener reference.

Referring back to Figure 1-3a, it can be seen that the reference voltage temperature stability is equal to that of the zener diode, VR1. The stability of zener diodes used in most integrated circuitry is about +2.2 mV/°C or $\approx .04\%$ °C(for a .6.2 V zener). If the junction temperature varies 100°C, the zener, or reference, voltage would vary 4%. A variation this large is usually unacceptable.

However, the circuit of Figure 1-4 does not have this drawback. Here the positive 2.2 mV/°C temperature coefficient (TC) of the zener diode is offset by the negative 2.2 mV/°C TC of the VBE of Q1. This results in a reference voltage with very stable temperature characteristics.




Figure 1-4. Constant Current - Zener Reference

The Bandgap Reference

Although very stable, the circuit of Figure 1-4 does have a disadvantage in that it requires a supply voltage of 9 volts or more. Another type of stable reference which requires only a few volts to operate was described by Widlar¹ and is shown in Figure 1-5. In this circuit VREF is given by:

$$V_{REF} = V_{BEO3} + I_2 R_2 \tag{4}$$

where

$$I_2 = \frac{V_{BEQ1} - V_{BEQ2}}{R_1}$$
 (neglecting base currents)

The change in VREF with junction temperature is given by:

$$\Delta V_{REF} = \Delta V_{BE3} + \left\{ \frac{\Delta V_{BEQ1} - \Delta V_{BEQ2}}{R_1} \right\} R_2$$
 (5)

It can be shown that, an accession and another another agent of a second

$$\Delta V_{BEQ1} = \Delta T_j K \ln I_1$$
 (6)

and
$$\Delta V_{BEQ2} = \Delta T_j K \ln I_2$$
 (7)

where K = a constant

 ΔT_j = change in junction temperature

and $I_1 > I_2$

Combining (5), (6), and (7)

$$\Delta V_{REF} = \Delta V_{BEQ3} + \Delta T_{j} K \left(\frac{R_{2}}{R_{1}}\right) 1n \frac{I_{1}}{I_{2}}$$
 (8)




Figure 1-5. Bandgap Reference

Since ΔV_{BEQ3} is negative, and with $I_1 > I_2$, $I_1 I_1 I_2$ is positive, the net change in VREF with temperature variations can be made to equal zero by appropriately selecting the values of I₁, R₁, and R₂.

C. THE ERROR AMPLIFIER

Given a stable reference, the error amplifier becomes the determining factor in integrated circuit voltage regulator performance. Figure 1-6 shows a typical differential error amplifier in a voltage regulator configuration. With a constant supply voltage, Vcc, and junction temperature, the output voltage is given by:

$$V_0 = A_{VOL} v_i - Z_{OL} I_0 = A_{VOL} \{ (V_{REF} \pm V_{IO}) - V_0 \beta \} - Z_{OL} I_0$$
 (9)

where Avol = amplifier open loop gain

Vio = input offset voltage

ZoL = open loop output impedance

$$\beta = \frac{R_1}{R_1 + R_2}$$
 = feedback ratio (β is always ≤ 1)

Io = output current

vi = true differential input voltage

Manipulating (9)

Manipulating (9)
$$V_{O} = \frac{(V_{REF} \pm V_{IO}) - \frac{Z_{OL}}{A_{VOL}} I_{O}}{\beta + \frac{1}{A_{VOL}}}$$
(10)

Note that if the amplifier open loop gain is infinite, this expression reduces to:

$$V_{O} = \frac{1}{\beta} (V_{REF} \pm V_{IO}) = (V_{REF} \pm V_{IO}) (1 + \frac{R_{2}}{R_{1}})$$
 (11)

The output voltage can thus be set any value equal to or greater than ($V_{REF} \pm V_{IO}$). Note also that if Avol is not infinite, with constant output current (a non-varying output load), the output voltage can still be "tweaked in" by varying R1 and R2, even though Vo will not exactly equal that given by equation 11.

Assuming a stable reference and a finite value of Avol, inaccuracy of the output voltage can be traced to the following amplifier characteristics:

1. Amplifier input offset voltage drift —

The input transistors of integrated circuit amplifiers are usually not perfectly matched. As in operational amplifiers, this is expressed in terms of an input offset voltage, Vio. At a given temperature, this effect can be nulled out of the desired output voltage by adjusting VREF or 1/B. However, Vio drifts with temperature, typically ± 5 to 15 μ V/°C, causing a proportional change in the output voltage. Closer matching of the internal amplifier input transistors, minimizes this effect, as does selecting a feedback ratio, β , to be close to unity.




Figure 1-6. Typical Voltage Regulator Configuration

2. Amplifier power supply sensitivity —

Changes in regulator output voltage due to power supply voltage variations can be attributed to two amplifier performance parameters: power supply rejection ratio (PSRR) and common-mode rejection ratio (CMRR). In modern integrated circuit regulator amplifiers, the utilization of constant current sources gives such large values of PSRR that this effect on Vo can usually be neglected. However, supply voltage changes can affect the output voltage since these changes appear as common mode voltage changes, and they are best measured by the CMRR.

The definition of common mode voltage, VcM, illustrated by Figure 1-7a, is:

$$V_{CM} = (\frac{V_1 + V_2}{2}) - (\frac{V_+ + V_-}{2})$$
 (12)

where V_1 = voltage on amplifier non-inverting input

 V_2 = voltage on amplifier inverting input

 V_+ = positive supply voltage

V- = negative supply voltage

In an ideal amplifier, only the differential input voltage ($V_1 - V_2$) has any effect on the output voltage; the value of V_{CM} would not effect the output. In fact, V_{CM} does influence the amplifier output voltage. This effect can be modeled as an additional voltage offset at the amplifier input equal to $V_{CM}/CMRR$ as shown in Figures 1-7b and 1-8. The latter figure is the same configuration as Figure 1-6, with amplifier input offset voltage and output impedance deleted for clarity and common-mode voltage effects added. The output voltage of this configuration is given by:




Figure 1-7. Definition of Common-mode Voltage Error




Figure 1-8. Common-mode Regulator Effects

$$V_0 = A_{VOL} V_i = A_{VOL} (V_{REF} - \frac{V_{CM}}{CMRR} - \beta V_0)$$
 (13)

Manipulating,

$$V_{O} = \frac{(V_{REF} - \frac{V_{CM}}{CMRR})}{\beta + \frac{1}{A_{VOL}}}$$
(14)

where
$$V_{CM} = V_{REF} - \frac{V_{CC}}{2}$$
 (15)

and CMRR = common-mode rejection ratio

It can be seen from equations (14) and (15) that the output can vary when Vcc varies. This can be reduced by designing the amplifier to have a high Avol., a high CMRR, and by choosing the feedback ratio, β , to be unity.

3. Amplifier Output Impedance —

Referring back to equation (9), it can be seen that the equivalent regulator output impedance, Zo, is given by:

$$Z_{O} = \frac{\Delta V_{O}}{\Delta I_{O}} \simeq \frac{Z_{OL}}{\beta A_{VOL}}$$
 (16)

This impedance must be as low as possible, in order to minimize load current effects on the output voltage. This can be accomplished by lowering Zol, choosing an amplifier with high Avol, and by selecting the feedback ratio, β , to be unity.

A simple way of lowering the effective value of ZoL is to make an impedance transformation with an emitter follower, as shown in Figure 1-9. Given a change in output current, ΔIo , the amplifier will see a change of only $\Delta Io/hFEQI$ in its output current, Io'. Therefore ZoL in equation (16) has been effectively reduced to ZoL/hFEQI, reducing the overall regulator output impedance, Zo.

D. THE REGULATOR WITHIN A REGULATOR APPROACH

In the preceding text, we have analyzed the sections of an integrated circuit voltage regulator and determined how they contribute to its non-ideal performance characteristics. These are shown in Table 1-1 along with procedures which minimize their effects.

It can be seen that in all cases regulator performance can be improved by selecting Avol as high as possible and $\beta=1$. Since a limit is soon approached in how much Avol can be practically obtained in an integrated circuit amplifier, selecting a feedback ratio, β , equal to unity is the only viable way of improving total regulator performance, especially in reducing regulator output impedance. However, this method presents a basic problem to the regulator designer. If the configuration of Figure 1-6 is used, the output voltage cannot be adjusted to a value other than VREF. The solution is to utilize a different regulator configuration known as the "regulator within a regulator approach." Its greatest benefit is in reducing total regulator output impedance.




Figure 1-9. Emitter Follower Output

TABLE 1-1

Vo CHANGES SECTION	EFFECT CAN BE INDUCED BY	MINIMIZED BY SELECTING
Reference	Vcc	Constant current-zener method Bandgap reference
Hererence	Tj	Bandgap reference TC compensated zener method
	Vcc	 High CMRR amplifier High AvoL amplifier β = 1
Amplifier	Tj	 Low Vio drift amplifier High AvoL amplifier β = 1
	lo	 Low ZoL amplifier High AvoL amplifier Additional emitter follower output β = 1

As shown in Figure 1-10, amplifier A1 sets up a voltage, V1, given by:

$$V_1 \simeq V_{REF} \left(1 + \frac{R_2}{R_1} \right)$$
 (17)

V₁ now serves as the reference voltage for amplifier A2, whose output voltage, Vo, is given by:

 $V_0 \approx V_1 \approx V_{REF} \left(1 + \frac{R_2}{R_1} \right) \tag{18}$

Note that the output impedance of A2, and therefore the regulator output impedance, has been minimized by selecting A2's feedback factor to be unity; and that output voltage can still be set at voltages greater than VREF by adjusting R1 and R2.




Figure 1-10. The "Regulator within a Regulator" Configuration

¹Widlar, R. J., "New Developments in IC Voltage Regulators," IEEE Journal of Solid State Circuits, Feb. 1971, Vol. SC-6, pgs. 2-7.

²Tom Fredericksen, IEEE Journal of Solid State Circuits, Vol. SC-3, Number 4, Dec. 1968, "A Monolithic High Power Series Voltage Regulator."

SECTION 2

SELECTING A LINEAR IC VOLTAGE REGULATOR

A. SELECTING THE TYPE OF REGULATOR

There are five basic linear regulator types; these are the positive, negative, fixed output, tracking and floating regulators. Each has its own particular characteristics and best uses, and selection depends on the designer's needs and trade-offs in performance and cost.

1. Positive Versus Negative Regulators.

In most cases, a positive regulator is used to regulate positive voltages and a negative regulator negative voltages. However, depending on the system's grounding requirements, each regulator type may be used to regulate the "opposite" voltage.

Figures 2-1a and 2-1b show the regulators used in the conventional and obvious mode. Note that the ground reference for each (indicated by the heavy line) is continuous. Several positive regulators could be used with the same input supply to deliver several voltages with common grounds; negative regulators may be utilized in a similar manner.

If no other common supplies or system components operate off the input supply to the regulator, the circuits of Figures 2-1c and 2-1d may be used to regulate positive voltages with a negative regulator and vice versa. In these configurations, the input supply is essentially floated, i.e., neither side of the input is tied to the system ground.

There are methods of utilizing positive regulators to obtain negative output voltages without sacrificing ground bus continuity; however, these methods are only possible at the expense of increased circuit complexity and cost. An example of this technique is shown in Section 3.

2. Three Terminal, Fixed Output Regulators

These regulators offer the designer a simple, inexpensive way to obtain a source of regulated voltage. They are available in a variety of positive or negative output voltages and current ranges. The advantages of these regulators are:

- a) Easy to use.
- b) Internal overcurrent and thermal protection.
- c) No circuit adjustments necessary.
- d) Low cost.

Their disadvantages are:

- a) Output voltage cannot be precisely adjusted. (Methods for obtaining adjustable outputs are shown in Section 3).
- b) Available only in certain output voltages and currents.
- c) Obtaining greater current capability is more difficult than with other regulators. (Methods for obtaining greater output currents are shown in Section 3.)




Figure 2-1. Regulator Configurations

3. Three Terminal, Adjustable Output Regulators

Like the three terminal fixed regulators, the three terminal adjustable regulators are easy and inexpensive to use. These devices provide added flexibility with output voltage adjustable over a wide range, from 1.2 V to nearly 40 V, by means of an external, two-resistor voltage divider. A variety of current ranges from 100 mA to 3.0 Amperes are available.

4. Tracking Regulators

Often a regulated source of symmetrical positive and negative voltage is required for supplying op amps, etc. In these cases, a tracking regulator is required. In addition to supplying regulated positive and negative output voltages, the tracking regulator assures that these voltages are balanced; in other words, the midpoint of the positive and negative output voltages is at ground potential.

This function can be implemented using a positive output regulator together with an op amp or negative output regulator. However, this method results in the use of two IC packages and a multitude of external components. To minimize component count, an IC is offered which performs this function in a single package: the MC1568/MC1468 ±15V tracking regulator.

5. Floating Regulators

If the desired output voltage is in excess of 40 volts, a floating regulator such as the MC1566/MC1466 should be considered. The output voltage of this regulator can be any magnitude and is limited only by the capabilities of an external transistor. However, an additional floating low voltage input supply is required.

B. SELECTING AN IC REGULATOR

Once the type of regulator is decided upon, the next step is to choose a specific device. As an aid in choosing an appropriate IC regulator, a Selection Guide is contained in Section 17.

To provide higher currents than are available from monolithic technologies, an IC regulator will often be used as a driver to a boost transistor. This complicates the selection and design task, as there are now several overlapping solutions to many of the design problems.

Unfortunately, there is no exact step-by-step procedure that can be followed which will lead to the ideal regulator and circuit configuration for a specific application. The regulating circuit that is finally accepted will be a compromise between such factors as performance, cost, size and complexity.

Because of this, the following general design procedure is suggested:

- 1. Select the regulators which meet or exceed the requirements for line regulation, load regulation, TC of the output voltage and operating ambient temperature range. At this point, do not be overly concerned with the regulator capabilities in terms of output voltage, output current, SOA and special features.
- 2. Next, select application circuits from Section 3 which meet the requirements for output current, output voltage, special features, etc. Preliminary designs using the chosen regulators and circuit configurations are then possible. From these designs a judgement can be made by the designer as to which regulator circuit configuration combination best meets his requirements in terms of cost, size and complexity.

3. Three Terminal, Adjustable Output Regulators

Like the three terminal fixed regulators, the three terminal adjustable regulators are easy and inexpensive to use. These devices provide added flexibility with output voltage adjustable over a wide range, from 1.2 V to nearly 40 V, by means of an external, two-resistor voltage divider. A variety of current ranges from 100 mA to 3.0 Amperes are available.

4. Tracking Regulators

Often a regulated source of symmetrical positive and negative voltage is required for supplying op amps, etc. In these cases, a tracking regulator is required. In addition to supplying regulated positive and negative output voltages, the tracking regulator assures that these voltages are balanced; in other words, the midpoint of the positive and negative output voltages is at ground potential.

This function can be implemented using a positive output regulator together with an op amp or negative output regulator. However, this method results in the use of two IC packages and a multitude of external components. To minimize component count, an IC is offered which performs this function in a single package: the MC1568/MC1468 ±15V tracking regulator.

5. Floating Regulators

If the desired output voltage is in excess of 40 volts, a floating regulator such as the MC1566/MC1466 should be considered. The output voltage of this regulator can be any magnitude and is limited only by the capabilities of an external transistor. However, an additional floating low voltage input supply is required.

B. SELECTING AN IC REGULATOR

Once the type of regulator is decided upon, the next step is to choose a specific device. As an aid in choosing an appropriate IC regulator, a Selection Guide is contained in Section 17.

To provide higher currents than are available from monolithic technologies, an IC regulator will often be used as a driver to a boost transistor. This complicates the selection and design task, as there are now several overlapping solutions to many of the design problems.

Unfortunately, there is no exact step-by-step procedure that can be followed which will lead to the ideal regulator and circuit configuration for a specific application. The regulating circuit that is finally accepted will be a compromise between such factors as performance, cost, size and complexity.

Because of this, the following general design procedure is suggested:

 Select the regulators which meet or exceed the requirements for line regulation, load regulation, TC of the output voltage and operating ambient temperature range.
 At this point, do not be overly concerned with the regulator capabilities in terms of ourput voltage, output current. SOA and special features.

Next, select application circuits from Section 3 which meet the requirements for output current, output voltage, special features, etc. Preliminary designs using the chosen regulators and circuit configurations are then possible. From these designs a judgement can be made by the designer as to which regulator — circuit configuration combination best meets his requirements in terms of cost, size and complexity.

SECTION 3 anithment theorem 3 through 0

LINEAR REGULATOR CIRCUIT CONFIGURATION AND DESIGN CONSIDERATIONS

Once the IC regulators, which meet the designer's performance requirements, have been selected, the next step is to determine suitable circuit configurations. Initial designs are devised and compared to determine the IC regulator/circuit configuration that best meets the designer's requirements. In this section, several circuit configurations and design equations are given for the various regulator ICs. Additional circuit configurations can be found on the device data sheets (see Section 18). Organization is first by regulator type and then by variants, such as current boost. Each circuit diagram has component values for a particular voltage and current regulator design.

- A. Positive, Adjustable
- B. Negative, Adjustable
- C. Positive, Fixed
- D. Negative, Fixed
- E. Tracking
- F. Floating
- G. Special
 - 1. Obtaining Extended Output Voltage Range
 - 2. Electronic Shutdown
- H. General Design Considerations

It should be noted that all circuit configurations shown have constant current limiting; if foldback limiting is desired, see Section 4C for techniques and design equations.

A. POSITIVE, ADJUSTABLE OUTPUT IC REGULATOR CONFIGURATIONS

1. Basic Regulator Configurations

Positive Three-Terminal Adjustables

These adjustables, comprised of the LM117L, LM117M, LM117, and LM150 series devices range in output currents of 100mA, 500mA, 1.5A, and 3.0A respectively. All of these devices utilize the same basic circuit configuration as shown in Figure 3-1A.

MC1723(C)


The basic circuit configurations for the MC1723(C) regulator are shown in Figures 3-3A and 3-2A. For output voltages from \approx 7 V to 37 V the configuration of Figure 3-2A can be used, while Figure 3-3A can be used to obtain output voltages from 2 V to \approx 7 V.

MC1569, MC1469

Figure 3-4A shows the basic circuit configuration for the MC1569, MC1469 regulator IC. Depending on VIN, TA, heatsinking and package utilized, output currents in excess of 500 mA can be obtained with this configuration.

2. Output Current Boosting

If output currents greater than those available from the basic circuit configurations are desired, the current boost circuits shown in this section can be used. The output currents which can be obtained with these configurations are limited only by the capabilities of the external pass element(s).



- * C_{in} is required if regulator is located an appreciable distance from power supply filter.
- ** Co is not needed for stability, however it does improve transient response.
- † CAdj is not required; however, it does improve Ripple Rejection

$$V_{out} = 1.25 V \left(1 + \frac{R_2}{R_1} \right) + I_{Adj} R_2$$

Since I_{Adj} is controlled to less than 100 μA , the error associated with this term is negligible in most applications.

Figure 3-1A — Basic Configuration for Positive, Adjustable Ouput Three-Terminal Regulators




Figure 3-2A. MC1723 Basic Circuit Configuration for V_{REF} ≤ V_O ≤ 37V




Figure 3-3A. MC1723 Basic Circuit Configuration for 2v ≤ V_O ≤ V_{REF}

MC1723(C)

To obtain greater output currents with the MC1723 the configurations shown in Figures 3-5A and 3-6A can be used. Figure 3-5A uses an NPN external pass element, while a PNP is used in Figure 3-6A.




Figure 3-4A. MC1569, MC1469 Basic Circuit Configuration




Figure 3-5A. MC1723(C) NPN Boost Configuration

MC1569, MC1469

Figures 3-7A and 3-8A show typical current boosting configurations for the MC1569, MC1469 using an NPN and a PNP series pass element, respectively.

3. High Efficiency Regulator Configurations

When large output currents at voltages under approximately 9 volts are desired, the configurations of Figures 3-9A and 3-10A can be utilized to obtain increased operating efficiency. This is accomplished by providing a separate low voltage input supply for the pass element. This method, however, usually necessitates that separate short circuit protection be provided for the IC regulator and external pass element. Figure 3-9A shows a high efficiency regulator configuration for the MC1723(C), while Figure 3-10A is for the MC1469, MC1469.




Figure 3-6A. MC1723(C) PNP Boost Configuration




Figure 3-7A. MC1569, MC1469 NPN Boost Configuration




Figure 3-8A. MC1569, MC1469 PNP Boost Configuration




Figure 3-9A. MC1723(C) High Efficiency Regulator Configuration




Figure 3-10A. MC1569, MC1469 High Efficiency Regulator Configuration

B. NEGATIVE, ADJUSTABLE OUTPUT IC REGULATOR CONFIGURATIONS

1. Basic Regulator Configurations

MC1563, MC1463

Figure 3-1B illustrates the basic circuit configuration for the MC1563, MC1463 negative regulator IC. Output currents in excess of 500 mA can be obtained depending on input voltage, heatsinking and maximum ambient temperature.




Figure 3-1B. MC1563, MC1463 Basic Regulator Configuration

MC1723(C)

Although a positive regulator, the MC1723(C) can be used in a negative regulator circuit configuration if the superior regulation and performance capabilities of the MC1563 are not needed. This is done by using an external pass element and a zener level shifter as shown in Figure 3-2B. It should be noted that for proper operation, the input supply must not vary over a wide range, since the correct value for V_z depends directly on this voltage. In addition, it should be noted that this circuit will not operate with a shorted output.

2. Output Current Boosting

Figure 3-3B shows a configuration for obtaining increased output current capability from the MC1563, MC1463 regulator by the use of an external series pass element(s).




Figure 3-2B. MC1723(C) Negative Regulator Configuration

Values shown are for a $\fbox{-15V,750mA}$ regulator using the MC1723CL with Q1 mounted on a 20° C/W heatsink at T_A up to +70° C. (DO NOT SHORT CIRCUIT OUTPUT)




Figure 3-3B. MC1563, MC1463 Current Boost Configuration

C. POSITIVE, FIXED OUTPUT IC REGULATOR CONFIGURATIONS

1. Basic Regulator Configurations

The basic current configuration for the positive three terminal regulators is shown in Figure 3-1C. Depending on which regulator type is used, this configuration can provide output currents in excess of 3A.

2. Output Current Boosting

Figure 3-2C illustrates a method for obtaining greater output currents with the three terminal positive regulators. Although any of these regulators may be used, usually it is most economical to use the 1 ampere MC7800C in this configuration.




Figure 3-1C. Basic Circuit Configuration for the Positive, Fixed Output Three Terminal Regulators




Figure 3-2C. Current Boost Configuration for Positive Three Terminal Regulators

3. Obtaining an Adjustable Output Voltage

With the addition of an op amp, an adjustable output voltage supply can be obtained with the MC7805C. Regulation characteristics of the three terminal regulators are retained in this configuration, shown in Figure 3-3C. If lower output currents are required, an MC78M05C (0.5A) could be used in place of the MC7805C.

4. Current Regulator

In addition to providing voltage regulation, the three terminal positive regulators can also be used as current regulators to provide a constant current source. Figure 3-4C shows this configuration. The output current can be adjusted to any value from ≈ 8 mA (IQ, the regulator bias current) up to the available output current of the regulator. Five volt regulators should be used to obtain the greatest output voltage compliance range for a given input voltage.




Figure 3-3C. Adjustable Ouput Voltage Configuration Using a Three Terminal Positive Regulator




Figure 3-4C. Current Regulator Configuration

5. High Input Voltage

Occasionally, it may be necessary to power a three terminal regulator from a supply voltage greater than V_{IN(MAX)} (35V or 40V). In these cases a preregulator circuit, as shown in Figure 3-5C may be used.

6. High Output Voltage

If output voltages above 24 V are desired, the circuit configuration of Figure 3-6C may be used. Zener diode Z1 sets the output voltage, while Q1, Z2, & D1 assure that the MC7824C does not have more than 30 V across it during short circuit conditions.




Figure 3-5C. Preregulator for Input Voltages Above VINMAX




Figure 3-6C. High Output Voltage Configuration for Three Terminal Positive Regulators

D. NEGATIVE, FIXED OUTPUT IC REGULATOR CONFIGURATIONS

1. Basic Regulator Configurations

Figure 3-1D gives the basic circuit configuration for the MC79XX and MC79LXX three terminal negative regulators.

Output Current Boosting

In order to obtain increased output current capability from the negative three terminal regulators, the current boost configuration of Figure 3-2D may be used. Currents which can be obtained with this configuration are limited only by the capabilities of the external pass transistor(s).




Figure 3-1D. Basic Circuit Configuration for the Negative Three Terminal Regulators




Figure 3-2D. Output Current Boost Configuration for Three Terminal Negative Regulators

2. Current Regulator

The three terminal negative regulators may also be used to provide a constant current sink, as shown in Figure 3-3D. In order to obtain the greatest output voltage compliance range at a given input voltage, the MC7902 or MC79L03 should be used in this configuration.




Figure 3-3D. Current Regulator Configuration for the Three Terminal Negative Regulators

E. TRACKING IC REGULATOR CONFIGURATIONS MC1568, MC1468

Figure 3-1E shows the basic circuit configuration for the MC1568, MC1468 Dual Tracking Regulator. The outputs of this device are internally set at \pm 15V. (The output voltage can be externally adjusted with some accompanying loss of temperature performance; see device data sheet, Section 18.) This configuration is capable of providing up to \pm 100mA of load current, depending on operating conditions and package style chosen. If greater output currents are desired, the current boost configuration shown in Figure 3-2E can be used.


It should be noted that in this configuration, when the positive output of the MC1568, MC1468 drops below approximately 14.5V, e.g. during a short circuit, the negative output will not drop proportionally. Instead, it collapses to ≈ 0 V. This can create a latch condition, depending on the type of load.

MC1563/MC1569

If a "true" tracking regulator configuration is desired, the MC1569, MC1469 can be used in conjunction with the MC1563, MC1463 as shown in Figure 3-3E.

In this circuit, the MC1563, MC1463 sets and regulates the negative output voltage, while the MC1569, MC1469 acts as a balancing amplifier to regulate the positive output voltage. The magnitude of the positive output voltage is equal to and tracks the negative output voltage. Since the MC1569's amplifier inputs are at ground potential, its case (or pin 10) is connected to a negative voltage to allow sufficient amplifier common-mode operating range.

Pin numbers adjacent to terminals are for the G and R suffix packages only. Pin numbers in parenthesis are for the L suffix package only. Pin 10 is ground for the G suffix package only. For the R package, the case is ground.



C1 and C2 should be located as close to the device as possible. A 0.1 µF ceramic capacitor (Cin) may be required on the input lines if the device is located an appreciable distance from the rectifier filter capacitors. C3 and C4 may be increased to improve load transient response and to reduce the output noise voltage. At low temperature operation, it may be necessary to bypass C4 with a 0.1 µF ceramic disc capacitor.


See Section 3H for General Design Considerations

$$R_{SC}^{+} \cong \frac{0.6 \text{ V}}{I_{SC}^{+}}$$
; $R_{SC}^{-} \cong \frac{0.6 \text{ V}}{I_{SC}^{-}}$

Values shown are for a ±15V, 20mA regulator using an MC1468R regulator for TA≤75° C.

Figure 3-1E. MC1568, MC1468 Basic Regulator Configuration

Pin numbers adjacent to terminals are for the G and R suffix packages only. Pin numbers in parenthesis are for the L suffix package only. Pin 10 is ground for the G suffix package only. For the R package, the case is ground.



Selection of Q1 based on considerations of Section 4 See Section 3H for General Design Considerations

Values shown are for a $\boxed{\pm 15 V \pm 2A}$ regulator using an MC1468R on a 2° C/W heatsink with Q1 & Q2 mounted on a 1° C/W heatsink for $T_A \leqslant 70^\circ$ C.

Figure 3-2E. MC1568, MC1468 Current Boost Configuration





Figure 3-3E. Tracking Regulator Configuration Using the MC1569 & MC1563

F. FLOATING REGULATOR CONFIGURATIONS

If an output voltage exceeding 40V is required, the MC1566L, MC1466L floating regulator can be used, as shown in Figure 3-1F. Although a standard regulator (MC1569, MC1723, etc.) can be used to regulate output voltages above 40V, by the use of level shifting techniques (see Section 3G), the output voltage of these configuration is not adjustable over a wide range, as is the output voltage of the MC1566L. In addition, the MC1566L has several features which are not available elsewhere:

- 1. Output voltage adjustable to zero volts.
- 2. Output voltage and current capabilities limited only by choice of external series pass element.
- 3. Internal current limit amplifier for excellent current regulation and sharp crossover between constant voltage and constant current regulation modes.

Note that an auxiliary supply is used to power the MC1566, MC1466. This supply must be isolated from the main supply voltage since the MC1566 "floats" on the output voltage. (For a complete description of the MC1566's operation, consult its data sheet, in Section 18.)



DESIGN CONSIDERATIONS

Constant Voltage:

 For constant voltage operation, output voltage V_O is given by:

voltage V_O is given by: $V_O = (I_{ref}) (R_2)$ where R2 is the resistance from pin 8 to ground and I_{ref} is the output current of pin 3.

The recommended value of Iref is 1.0 mAdc. Resistor R1 sets the value of Iref:

$$I_{ref} = \frac{8.5}{R_1}$$

where R1 is the resistance between pins 2 and 12.

2. Constant Current:

For constant current operation:

- (a) Select R_s for a 250 mV drop at the maximum desired regulated output current. Image
- current, I_{max}.

 (b) Adjust potentiometer R3 to set constant current output at desired value between zero and I_{max}.
- between zero and I_{max}.

 3. If V_{in} is greater than 20 Vdc, CR2, CR3, and CR4 are necessary to protect the MC1466/MC1566 during short-circuit or transient conditions.
- In applications where very low output noise is desired, R2 may be bypassed with C1 (0.1µF to 2.0µF). When R2 is bypassed, CR1 is necessary for protection during short-circuit conditions.
- CR5 is recommended to protect the MC1466/MC1566 from simultaneous pass transistor failure and output shortcircuit.

- The RC network (10 pF, 240 pF, 1.2 k ohms) is used for compensation. The values shown are valid for all applications. However, the 10 pF capacitor may be omitted if f_T of Q1 and Q2 is greater than 0.5 MHz.
- 7. For remote sense applications, the positive voltage sense terminal (pin 9) is connected to the positive load terminal through a separate sense lead; and the negative sense terminal (the ground side of R2 is connected to the negative load terminal through a separate sense lead.
- C_O may be selected by using the relationship:

 $C_O = (100 \ \mu\text{F}) \ I_{L(max)}$, where $I_{L(max)}$ is the maximum load current in amperes.

- C2 is necessary for the internal compensation of the MC1466/MC1566.
- For optimum regulation, current out of pin 5, 15, should not exceed 0.5 mAdc. Therefore select Q1 and Q2 such that:

 $\frac{I_{\text{max}}}{\beta_1\beta_2} \leq 0.5 \text{ mAdc}$

where: i_{max} = maximum short-circuit load current (mAdc)

 β 1 = minimum beta of Q1 β 2 = minimum beta of Q2

Although Pin 5 will source up to 1.5 mAdc, $I_5 \ge 0.5$ mAdc will result in a degradation in regulation.

CR6 is recommended when V_O > 150
 Vdc and should be rated such that Peak
 Inverse Voltage > V_O.

Q1 & Q2 selected on the basis of considerations given in Section 3 See Section 3H for General Design Considerations

Values shown are for a $\[0\]$ to 250V, 100 mA $\]$ regulator using an MC1466L with Q1 & Q2 mounted on a 1°C/W heatsink for $T_A \le 70^\circ$ C.

Figure 3-1F. MC1566, MC1466 Floating Regulator Configuration

G. SPECIAL REGULATOR CONFIGURATIONS

1. Obtaining Extended Output Voltage Range

As mentioned in the previous section, the output voltage capability of an IC regulator can be increased by using a level shifting technique. In these circuit configurations, the IC regulator is powered from a low voltage supply and its output is shifted by a zener diode to control the base of an external pass element which regulates the high voltage output. A typical configuration is shown in Figure 3-1G for an MC1569, MC1469. This technique can be used with any adjustable output regulator so long as the IC pin voltages, currents, and differentials do not exceed device data sheet specifications.

2. Electronic Shutdown

Occasionally, it is desired that the regulator have an electronic shutdown feature with which the output voltage can be reduced to zero by an external signal.




Figure 3-1G. MC1569, MC1469 Output Voltage Boosting Configuration

MC1569 and MC1563

These regulators have internal electronic shutdown circuitry. To activate the shutdown feature, a 1mA minimum, 10mA maximum current is applied to pin 2 of these regulators. This current may be the output of a logic gate or buffer or other external circuitry. This feature can be used to obtain thermal shutdown when the regulator's junction temperature limit is exceeded, as shown in Figures 3-2G and 3-3G; to latch the output when a short circuit occurs, as shown in Figure 3-4G; or to remotely shut down the regulator during standby periods in battery operated equipment.




Figure 3-2G. MC1569 Thermal Shutdown Configuration




Figure 3-3G. MC1563 Thermal Shutdown Configuration




Figure 3-4G. MC1569 Automatic Latch into Shut-Down When Output is Short Circuited with Manual Reset

MC1723

Although the MC1723 does not have internal electronic shutdown circuitry, this feature can be added externally, as shown in Figure 3-5G. This technique can be used with any externally compensated regulator IC.

H. GENERAL DESIGN CONSIDERATIONS

In addition to the design equations given in the regulator circuit configuration panels of Sections 3A-G, there are a few general design considerations which apply to all regulator circuits. These considerations are given below:

- 1. Regulator voltages for any circuit configuration, the worse-case voltages present on each pin of the IC regulator must be within the maximum and/or minimum limits specified on the device data sheets. These limits are instantaneous values, not averages. They include:
 - a. VIN MIN
 - b. VIN MAX
 - c. (VIN VOUT) MIN
 - d. Vomin
 - e. Vo MAX

For example, the voltage between pins 8 and 5 (Vin) of an MC1723CG must never fall below 9.5V, even instantaneously, or the regulator will not function properly.

2. Regulator Power Dissipation, Junction Temperature and Safe Operating Area

The junction temperature, power dissipation output current or safe operating area limits of the IC regulator must never be exceeded.




Figure 3-5G. MC1723 Electronic Shutdown Configuration

- 3. Operation with a load common to a voltage of opposite polarity In many cases, a regulator powers a load which is not connected to ground but instead is connected to a voltage source of opposite polarity (e.g. op amps, level shifting circuits, etc.). In these cases, a clamp diode should be connected to the regulator output as shown in Figure 3-1H. This protects the regulator, during startup and short-circuit operation, from output polarity reversals.
- **4. Reverse Bias Protection** Occasionally, there exists the possibility that the input voltage to the regulator can collapse faster than the output voltage. This could occur, for example, if the input supply is "crowbarred" during an output overvoltage condition. If the output voltage is greater $\approx 7 \text{V}$, the emitter-base junction of the series pass element (internal or external) could break down and be damaged. To prevent this, a diode shunt can be employed, as shown in Figure 3-2H.

Figure 3-3H shows a three-terminal positive-adjustable regulator with the recommended protection diodes for output voltages in excess of 25 volts, or high-output capacitance values ($C_O > 25~\mu F$, $C_{Adj} > 10~\mu F$). Diode D_1 prevents C_O from discharging through the regulator during an input short-circuit. Diode D_2 protects against capacitor C_{Adj} from discharging through the regulator during an output short circuit. The combination of diodes D_1 and D_2 prevents C_{Adj} from discharging through the regulator during an input short circuit.




Figure 3-1H. Output Polarity Reversal Protection




Figure 3-2H. Reverse Bias Protection




Figure 3-3H. Reverse Bias Protection for Three Terminal Adjustable Regulators

SECTION 4

SERIES PASS ELEMENT CONSIDERATIONS FOR LINEAR REGULATORS

Presently, most monolithic IC voltage regulators that are available have output current capabilities from 100 mA to 3.0 A. If greater current capability is required, or if the IC regulator does not possess sufficient safe-operating-area (SOA), the addition of an external series pass element is necessary.

In this section, configurations, specifications and current limit techniques for external series pass elements will be considered. For illustrative purposes, pass elements for only positive regulator types will be discussed. However, the same considerations apply for pass elements used with negative regulators.

A. SERIES PASS ELEMENT CONFIGURATIONS

Using an NPN Type Transistor

If the IC regulator has an external sense lead, an NPN type series pass element may be used, as shown in Figure 4-1A. This pass element could be a single transistor or multiple transistors arranged in darlington and/or paralleled configurations.

In this configuration, the IC regulator supplies the base current (I_B) to the pass element, Q2, which acts as a current amplifier and provides the increased output current (I_O) capability.




Figure 4-1A. NPN Type Series Pass Element Configuration

Using a PNP Type Transistor

If the IC regulator does not have an external sense lead, as in the case of the three terminal, fixed output regulators, the configuration of Figure 4-1B can be used. (Regulators which possess an external sense lead may also be used with this configuration.) As before, the PNP type pass element can be a single transistor or multiple transistors.




Figure 4-1B. PNP Type Series Pass Element Configuration

This configuration functions in a similar manner to that of Figure 4-1A, in that the regulator supplies base current to pass element. The resistor, R, serves to route the IC regulator bias current, Ibias, away from the base of Q2. If not included, regulation would be lost at low output currents. The value of R is low enough to prevent Q2 from turning on when Ibias flows through this resistor, and is given by:

$$0 < R \le \frac{V_{\text{BE ON}}(Q2)}{I_{\text{BIAS}}} \tag{4.0}$$

B. SERIES PASS ELEMENT SPECIFICATIONS

Independent of which configuration is utilized, the transistor or transistors that compose the pass element must have adequate ratings for ICMAX, VCEO, hfe, power dissipation, and safe-operating-area.

1. Icmax — for the pass element of Figure 4-1A, Icmax is given by:

$$I_{CMAX(Q2)} \ge I_{OMAX} - I_{BMAX(Q2)} = I_{OMAX} - \frac{I_{CMAX(Q2)}}{h_{FE(Q2)}}$$
 (4.1)

$$\geq$$
 Iomax (4.2)

For the configuration of Figure 4-1B:

$$I_{CMAX(Q2)} \ge I_{OMAX} + I_{BMAX(Q2)}$$
 (4.3)

$$| = I_{\text{OMAX}}$$
 (4.4)

2. VCEO — since VCE(Q2) is equal to VINI(MAX) when the output is shorted or during start up:

$$V_{CEO(Q2)} \ge V_{IN1(MAX)}$$
 (4.5)

3. hFE — the minimum DC current gain for Q2 in Figures 4-1A and 4-1B is given by:

$$h_{\text{FEMIN}(Q2)} \ge \frac{I_{\text{CMAX}(Q2)}}{I_{\text{BMAX}(Q2)}} \textcircled{@} \quad V_{\text{CE}} = (V_{\text{IN1(MIN)}} - V_{\text{O}})$$

$$(4.6)$$

4. Maximum Power Dissipation, PD(MAX) and Safe-Operating Area (SOA) — for any transistor there are certain combinations of Ic and VCE at which it may safely be operated. When plotted on a graph, whose axes are VCE and Ic, a safe-operating region is formed.

As an example, the safe-operating-area (SOA) curve for the well known 2N3055 NPN silicon power transistor is shown in Figure 4-2. The boundaries of the SOA curve are formed by the ICMAX, power dissipation, second breakdown and VCEO ratings of the transistor. Notice, that the power dissipation and second breakdown ratings are given for a case temperature of +25°C, and must be derated at higher case temperatures. (Derating factors may be found in the transistors' data sheets.) These boundaries must never be exceeded during operation, or destruction of the transistor or transistors which constitute the pass element may result. (In addition, the maximum operating junction temperature must not be exceeded. See Section 15.)

C. CURRENT LIMITING TECHNIQUES

In order to select a transistor or transistors with adequate SOA, the locus of pass element Ic and VCE operating points must be known. This locus of points is determined by the input voltage (VINI), output voltage (VO), output current (Io) and the type of output current limiting technique employed.

In most cases, V_{IN1}, Vo, and the required output current are already known. All that is left to determine is how the chosen current limit scheme affects required pass element SOA.


NOTE: Since the external pass element is merely an extension of the IC regulator, the following discussions apply equally well to IC regulators not using an external pass element.

1. Constant Current Limiting

This method is the simplest to implement and is extensively used, especially at the lower output current levels. The basic curcuit configuration is shown in Figure 4-3A, and operates in the following manner:

As the output current increases, the voltage drop across Rsc increases, proportionately. When the output current has increased to the point that the voltage drop across Rsc is equal to the base-emitter "on" voltage of Q3 (VBEON(Q3)), Q3 conducts. This diverts base current (IDRIVE) away from Q1, the IC regulator's internal series pass element. Base drive (IB(Q2)) of Q2 is therefore reduced and its collector-emitter voltage increases, thereby reducing the output voltage below its regulated value, Vout. The resulting output voltage-current characteristic is shown in Figure 4-3B. The value of Isc is given by:

$$Isc = \frac{V_{BEON(Q3)}}{Rsc}$$
 (4.7)



4-4




Figure 4-3B. Constant Current Limiting

By using the base of Q1 in the IC regulator as a control point, this configuration has the added benefit of limiting the IC regulator output current ($I_{B(Q2)}$) to Isc/hfe(Q2), as well as limiting the collector current of Q2 to Isc. Of course, access to this point is necessary. Fortunately, it is usually available in the form of a separate pin or as the regulator's compensation terminal.*

The required safe-operating-area for Q2 can be obtained by plotting the VcE and Ic of Q2 given by:

$$V_{CE(Q2)} = V_{IN1} - V_O - I_OR_{SC} \simeq V_{IN1} - V_O$$
 (4.8)

$$I_{C(Q2)} \simeq I_O$$
 (4.9)

where
$$Vo = Vour \text{ for } 0 \le Io \le Isc$$
 (4.10)

and Io = Isc for
$$0 \le V_0 \le V_{OUT}$$
 (4.11)

^{*}The three terminal regulators have internal current limiting and therefore do not provide access to this point. If an external pass element is used with these regulators, constant current limiting can still be accomplished by diverting pass element drive. See Section 3 for circuit techniques.

The resulting plot is shown in Figure 4-4. The transistor chosen for Q2 must have an SOA which encloses this plot, as shown in this Figure.

Note that the greatest demand on the transistors SOA capability occurs when the output of the regulator is short circuited and the pass element must support the full input voltage and short circuit current simultaneously.





Figure 4-4. Constant Current Limit SOA Requirements

2. Foldback Current Limiting

A disadvantage of the constant current limit technique is that in order to obtain sufficient SOA the pass element must have a much greater collector current capability than is actually needed. If the short circuit current could be reduced, while still allowing full output current to be obtained during normal regulator operation, more efficient utilization of the pass elements SOA capability would result. This can be done by using a "foldback" current limiting technique instead of constant current limiting.

The basic circuit configuration for this method is shown in Figure 4-5A. The circuit operates in a manner similar to that of the constant current limiting circuit, in that output current control is obtained by diverting base drive away from Q1 with O3.

At low output currents, V_A approximately equals V_0 and V_{R2} is less than than V_0 . Q3 is therefore non-conducting and the output voltage remains constant. As the output current increases, the voltage drop across Rsc increases until V_A and V_{R2} are great enough to bias Q3 on. The output current at which this occurs is I_K , the "knee" current.



The output voltage will now decrease. Less output current is now required to keep VA and VR2 at a level sufficient to bias Q3 on since the voltage at its emitter has the tendency to decrease faster than that at its base. The output current will continue to "foldback" as the output voltage decreases, until an output short circuit current level, Isc, is reached when the output voltage is zero. The resulting output current-voltage characteristic is shown in Figure 4-5B. The values for R1, R2, and Rsc (neglecting base current of Q3) are given by:

$$Rsc = \frac{V_{OUT}/I_{SC}}{(1 + \frac{V_{OUT}}{V_{BEON(Q3)}}) - \frac{I_K}{I_{SC}}}$$
(4.12)

$$\frac{R2}{R1 + R2} = \frac{V_{\text{BEON(Q3)}}}{\text{Isc Rsc}} \tag{4.13}$$

and
$$R1 + R2 \le \frac{V_{OUT}}{I_{DRIVE}}$$
 (4.14)

where Vout = normal regulator output voltage

Ik = knee current

Isc = short circuit current

IDRIVE = base drive to regulator's internal pass element(s)

A plot of Q2 operating points which result when using this technique are shown in Figure 4-6. Note that the pass element is required to operate with a collector current of only Isc during short circuit conditions, not the full output current, Ik. This resuts in a more efficient utilization of the SOA of Q2 allowing the use of a smaller transistor than if constant current limiting were used. Although foldback current limiting allows use of smaller pass element transistors for a given regulator output current than does constant current limiting, it does have a few disadvantages.




Figure 4-6. Foldback Current Limit SOA Requirements

Referring to Equation (4.12), as the foldback ratio, IK/Isc, is increased, the required value of Rsc increases. This results in a greater input voltage at higher foldback ratios. In addition, it can be seen for Equation (4.12) that there exists an absolute limit to the foldback ratio equal to:

$$\left(\frac{I_{K}}{I_{SC}}\right)_{MAX} = 1 + \frac{V_{OUT}}{V_{BEON(Q3)}} \text{ for } R_{SC} = \infty$$
 (4.15)

For these reasons, foldback ratios greater than 2:1 or 3:1 are not usually practical for the lower output voltage regulators.

D. PARALLELING PASS ELEMENT TRANSISTORS

Occasionally, it will not be possible to obtain a transistor with sufficient safe-operating-area. In these cases it is necessary to parallel two or more transistors. Even if a single transistor with sufficient capability is available, it is possible that paralleling two smaller transistors is more economical.

In order to insure that the collector currents of the paralleled transistors are approximately equal, the configuration of Figure 4-7 can be used. Emitter ballasting resistors are used to force collector current sharing between Q1 and Q2. The collector current mismatch can be determined by considering the following:

From Figure 4-7,

$$V_{BE1} + V_1 = V_{BE2} + V_2 \tag{4.16}$$
 and
$$\Delta V_{BE} = \Delta V \tag{4.17}$$
 where
$$\Delta V_{BE} = V_{BE1} - V_{BE2}$$
 and
$$\Delta V = V_2 - V_1$$




Figure 4-7. Paralleling Pass Element Transistors

Assuming IE1 \simeq Ic1 and IE2 \simeq Ic2, the collector current mismatch is given by,

$$\frac{I_{C2} - I_{C1}}{I_{C2}} = \frac{\left(\frac{V_2}{R_E}\right) \cdot \left(\frac{V_1}{R_E}\right)}{\left(\frac{V_2}{R_E}\right)} = \frac{V_2 - V_1}{V_2} = \frac{\Delta V}{V_2}$$
(4.18)

$$=\frac{\Delta V_{BE}}{V_2} \tag{4.19}$$

and,

percent collector current mismatch =
$$\frac{\Delta V_{BE}}{V_2} \times 100\%$$
 (4.20)

From Equation (4.20), the collector current mismatch is dependent on Δ VPE and V2. Since Δ VBE is usually acceptable, V2 should be 1.0 V to 0.5 V, respectively. RE is therefore given by:

$$R_{E} = \frac{0.5 \text{ to } 1.0 \text{ V}}{I_{C1}} = \frac{0.5 \text{ V to } 1.0 \text{ V}}{I_{C2}} = \frac{0.5 \text{ V to } 1.0 \text{ V}}{I_{C}/2}$$
(4.21)

E. TRANSISTOR SELECTION GUIDE

As an aid in selecting an appropriate series pass element, the following selection guide has been included.


Device and Polarity NPN PNP		V _{CEO} Volts Min	hFE Min/Max	I _C	V _{ce(sat)} Volts Max	I _C	f _T MHz Min	P _D Watts Max	Case
0.3 Amp								10.72	
MJE3440		250	40/160	0.02	0.5	0.05	15	15	77
MJE3439		350	40/160	0.02	0.5	0.05	15	15	77
0.5 Amp									14
2N5655		250	30/250	0.1	1.0	0.1	10	20	77
2N5656		300	30/250	0.1	1.0	0.1	10	20	77
MJE340	MJE350	300	30/240	0.05				20	77
2N5657		350	30/250	0.1	1.0	0.1	10	20	77
1.0 Amp									
TIP29	TIP30	40	15/75	1.0	0.7	1.0	3.0	30	221/
2N4921	2N4918	40	30/150	0.5	0.6	1.0	3.0	30	77
TIP29A	TIP30A	60	15/75	1.0	0.7	1.0	3.0	30	221/
2N4922	2N4919	60	30/150	0.5	0.6	1.0	3.0	30	77
TIP29B	TIP30B	80	15/75	1.0	0.7	1.0	3.0	30	221
2N4923	2N4920	80	30/150	0.5	0.6	1.0	3.0	30	77
TIP29C	TIP30C	100	15/75	1.0	0.7	1.0	3.0	30	221
2N3738	2N6424	225	40/200	0.1	2.5	0.25	10	20	80
TIP47		250	30/150	0.3	1.0	1.0	10	40	221
TIP48		300	30/150	0.3	1.0	1.0	10	40	221
2N3739	2N6425	300	40/200	0.1	2.5	0.25	10	20	80
TIP49	7	350	30/150	0.3	1.0	1.0	10	40	221/
2.0 Amp									
2N3583	2N6420	175	40/200	0.5	5.0	1.0	10	35	80
2N3584	2N6421	250	8/80	1.0	0.75	1.0	10	35	80
2N3585	2N6422	300	8/80	1.0	0.75	1.0	10	35	80
2N4240	2N6423	300	30/150	0.75	1.0	0.75	15	35	80
2.5 Amps									
BU205		750	2/	2.5	5.0	2.5	7.5	10	01

Device and Polarity NPN PNP		V _{CEO} Volts Min	hFE Min/Max	I _C	V _{ce(sat)} Volts Max	I _C	f _T MHz Min	P _D Watts Max	Case
3.0 Amps	3.0 1.0	0.1	3.0	corra				000	3/15
MIFEON	3.0 1.0	30	25/	1.0				25	77
MJE520	MIESS	40	25/	1.0	1.2	3.0	3.0	40	77
MJE31	MJE32 2N3867	40	40/200	1.5	0.75	1.5	60	6.0	31
		60		1.5	0.75	1.5	60	6.0	31
MJE31A	2N3868 MJE32A	60	30/150 25/	1.0	1.2	3.0	3.0	40	77
MJE31A MJE31B	MJE32B	80	25/	1.0	1.2	3.0	3.0	40	77
The state of the s	1 11 15 15 15 15 15 15 15 15 15 15 15 15	80	50/250	1 2007 120	0.9	1.5	50	1.5	77
MJE181 MJE31C	MJE171 MJE32C	100	25/	1.0	1.2	3.0	3.0	40	77
3.5 Amp	4,0 4,6	0.5	0.4	X81 03	08		BOSNS -	380	1715
2N3902	0.0 0.0	400	30/90	1.0	0.8	1.0	2.8	100	01
4.0 Amp	3.0 5.0	400	00/00	1.0	0.00	1.0	2.0	200	0.
126 01	0.0 0.0	.0.1	0.00	35/81	300			307	995
2N5190	2N5193	40	25/100	1.5	0.6	1.5	2.0	40	77
2N6037	2N6034	40	750/15K	2.0	2.0	2.0	1.0	40	77
MJE3300	MJE3310	40	1000/	1.0	1.5	1.5	20	15	77
2N6121	2N6124	45	25/100	1.5	0.6	1.5	2.5	40	221
2N3054A	2N6049	55	25/250	0.5	1.0	0.5	3.0	75	80
2N6122	2N6125	60	25/100	1.5	0.6	1.5	2.5	40	221
2N6413	2N6415	60	40/250	0.2	2.5	4.0	50	15	77
2N5191	2N5194	60	25/100	1.5	0.6	1.5	2.0	40	77
125 340	2N3740	60	30/100	0.25	0.6	1.0	3.0	25	80
2N6294	2N6296	60	750/18K	2.0	2.0	4.0	50	80	tMI_
2N6038	2N6035	60	750/15K	2.0	2.0	2.0	1.0	40	77
MJE3301	MJE3311	60	1000	1.0	1.5	1.5	20	15	. 77
MJE800	MJE700	60	750/	1.5	2.5	1.5	1.0	40	77
2N6123	2N6126	80	20/80	1.5	0.6	1.5	2.5	40	221
MJE3302	MJE3312	80	1000/	1.0	1.5	1.5	20	15	77
2N5192	2N5195	80	20/80	1.5	0.6	1.5	2.0	40	77
	2N3741	80	30/100	0.25	0.6	1.0	3.0	25	80
2N6295 2N6039	2N6297 2N6036	80 80	750/18K 750/15K	2.0	2.0	2.0	4.0	50	80 77
5.0 Amp	2140000	8.0	75071510	2.0	2.0	2.0	1.0	40	134
17 301	20 03	10.00	0.01	00100	0.75				CAS.
MJE200	MJE210	40	45/180	2.0	0.75	2.0	65	15	77
2N4232A	2N6313	60	25/100	1.5	0.7	1.5	4.0	75	80
MJE1100	MJE1090	60	750/	3.0	2.5	3.0	40	70	90
2N4233A	2N6314	80	25/100	1.5	0.7	1.5	4.0	75	80
2N6233	6.0 2.0	225	25/125	1.0	0.5	1.0	20	50	80
2N6497 MJE51T	0.0 0.0	250 250	10/75	2.5 5.0	1.0	2.5 5.0	5.0	80	221
	0.0 0.0	1 2 2 2 2	1 1 1 1 1 1 1 1	7.000			2.5	1 200	221
2N6234	0.0 0.0	275	25/125 10/75	1.0	0.5 1.25	1.0	20	50	80
2N6498 MJE52T	0.6 0.8	300	5/	2.5 5.0	2.0	2.5	80 2.5	5.0	221
		2002	A CONTRACTOR OF THE PARTY OF TH			5.0		80	221
2N6235 MJ3030		325 325	25/125	1.0	0.5	1.0	20	50	80
		10000000	10/75	25	2.0	3.0	F.0	125	01
2N6499 MJE53T		350 350	10/75	2.5 5.0	1.5	2.5 5.0	5.0	80	221
					2.0		2.5		221
BU208		700	2.25/	4.5	5.0	4.5	4.0	1.25	01


Device and Polarity NPN PNP				V _{ce(sat)} Volts Max	I _C	f _T MHz Min	P _D Watts Max	Case	
6.0 Amp	(be	unitnos	SHOTE	HEMA		DON F		BARE	PI 3F
TIP41	TIP42	40	15/75	3.0	1.5	6.0	3.0	2.0	221
TIP41A	TIP42A	60	15/75	3.0	1.5	6.0	3.0	2.0	221
TIP41B	TIP42B	80	15/75	3.0	1.5	6.0	3.0	2.0	221
TIP41C	TIP42C	100	15/75	3.0	1.5	6.0	3.0	2.0	221
2N5758	2N6226	100	25/100	3.0	1.0	3.0	1.0	150	11
2N5959	2N6227	120	20/80	3.0	1.0	3.0	1.0	150	11
2N5760	2N6228	140	15/60	3.0	1.0	3.0	1.0	150	11
8.0 Amp	1,5 60	0.78	8.7	10/200	0.1		214390		
2N6300	2N6298	60	750/18K	4.0	2.0	4.0	4.0	75	80
2N6055	2N6053	60	750/18K	4.0	2.0	4.0	4.0	100	11
2N6043	2N6040	60	1K/10K	4.0	2.0	4.0	4.0	75	221
MJ1000	MJ900	60	1000/	3.0	2.0	3.0	ratio	90	11
2N6301	2N6299	80	750/18K	4.0	2.0	4.0	4.0	75	80
2N6056	2N6054	80	750/18K	4.0	2.0	4.0	4.0	100	11
2N6044	2N6041	80	1K/10K	4.0	2.0	4.0	4.0	75	221
2N6045	2N6042	100	1K/10K	3.0	2.0	3.0	4.0	75	221
2N6306	2140042	250	15/75	3.0	0.8	3.0	5.0	125	01
2N6307		300	15/75	3.0	1.0	3.0	5.0	125	01
2N6308	0.5 6.7	350	12/60	3.0	1.5	3.0	5.0	125	01
10.0 Amp	1.6 20	7.5	0.1	10001	40	06	MURRE	0000	LIVE .
2N6383	2N6648	40	1K/20K	5.0	2.0	5.0	20	100	11
2N6384	2N6649	60	1K/20K	5.0	2.0	5.0	20	100	11
MJE3055	MJE2955	60	20/100	4.0	1.1	4.0	2.0	90	90
MJE3055T	MJE2955T	60	20/100	4.0	1.1	4.0	2.0	90	221
MJE4340	MJE4350	100	50/	10.0	0.5	5.0	1.0	125	340
MJE4341	MJE4351	120	50/	10.0	0.5	5.0	1.0	125	340
MJE4342	MJE4352	140	50/	10.0	0.5	5.0	1.0	125	34
MJE4343	MJE4353	160	50/	10.0	0.5	5.0	1.0	125	34
2N5877	2N5875	60	20/100	4.0	1.0	5.0	4.0	150	11
2N3715	2N3791	60	50/150	1.0	0.8	5.0	4.0	150	11
2N5878	2N5876	80	20/100	4.0	1.0	5.0	4.0	150	11
2N6385	2N6650	80	1K/20K	5.0	2.0	5.0	20	100	11
2N3716	2N3792	80	50/150	1.0	0.8	5.0	4.0	150	11
2N5632	2N6229	100	25/100	5.0	1.0	7.5	1.0	150	11
2N5633	2N6230	120	20/80	5.0	1.0	7.5	1.0	150	11
2N5634	2N6231	140	15/60	5.0	1.0	7.5	1.0	150	11
MJ413	2110201	325	20/80	0.5	0.8	0.5	2.5	125	11
MJ423	70 57	325	30/90	1.0	0.8	1.0	2.5	125	11
12.0 Amp	1.5 4.0	5,0	8.5	-ama	60		294601	Asts	345.
2N6569	0.5	40	15/200	4.0	1.5	4.0	1.5	100	11
2N5989	2N5986	40	20/120	6.0	0.7	6.0	2.0	100	90
2N5990	2N5987	60	20/120	6.0	0.7	6.0	2.0	100	90
2N6057	2N6050	60	750/18K	6.0	2.0	6.0	4.0	150	01
2N5991	2N5988	80	20/120	6.0	0.7	6.0	2.0	100	90
2N6058	2N6051	80	750/18K	6.0	2.0	6.0	4.0	150	01
2N6058 2N6059	2N6051 2N6052	100	750/18K	6.0	2.0	6.0	4.0	150	01
FCOONIZ	ZINDUDZ	100	100/101	0.0	2.0	0.0	4.0	150	01

Device :	and Polarity	V _{CEO} Volts Min	hFE Min/Max	I _C	V _{ce(sat)} Volts Max	I _C	f _T MHz Min	P _D Watts Max	Case
15.0 Amp									
2N6486	2N6489	40	20/150	5.0	1.3	5.0	5.0	75	221/
2N6487	2N6490	60	20/150	5.0	1.3	5.0	5.0	75	221/
2N3055	MJ2955	60	20/70	4.0	1.1	4.0	2.5	115	11
2N5881	2N5879	60	20/100	6.0	1.0	7.0	4.0	160	11
2N6576		60	500/5K	10.0	4.0	15		120	11
2N6488	2N6491	80	20/150	5.0	1.3	5.0	5.0	75	221/
2N5882	2N5880	80	20/100	6.0	1.0	7.0	4.0	160	11
2N6577		90	500/5K	10.0	4.0	15		120	11
2N6578		120	500/5K	10.0	4.0	15		120	- 11
2N6249		200	10/50	10.0	1.5	10	2.5	175	01
2N6250	1000	275	8/50	10.0	1.5	10	2.5	175	01
2N6251		350	6/50	10.0	1.5	10	2.5	175	01
16.0 Amp									
2N5629	2N6029	100	25/100	8.0	1.0	10	1.0	200	11
2N5630	2N6030	120	20/80	8.0	1.0	10	1.0	200	11
2N5631	2N6031	140	15/60	8.0	1.0	10	1.0	200	11
20.0 Amp									
2N6282	2N6285	60	750/18K	10.0	2.0	10	4.0	160	01
2N5303	2N5745	80	15/160	10.0	1.0	10	2.0	200	11
2N6283	2N6286	80	750/18K	10.0	2.0	10	4.0	160	01
2N6284	2N6287	100	750/18K	10.0	2.0	10	4.0	160	01
25.0 Amp									
2N5885	2N5883	60	20/100	10.0	1.0	15	4.0	200	11
2N5886	2N5884	80	20/100	10.0	1.0	15	4.0	200	11
2N6338		100	30/120	10.0	1.0	10	40	200	01
2N6339		120	30/120	10.0	1.0	10	40	200	01
2N6340		140	30/120	10.0	1.0	10	40	200	01
2N6341		150	30/120	10.0	1.0	10	40	200	01
30.0 Amp									
2N5301	2N4398	40	15/60	15.0	0.75	10	2.0	200	11
2N5302	2N4399	60	15/60	15.0	0.75	10	2.0	200	11
MJ802	MJ4502	90	25/100	7.5	0.8	7.5	2.0	200	11
50.0 Amp									
2N5685	2N5683	60	15/60	25.0	1.0	25	2.0	300	197
2N5686	2N5684	80	15/60	25.0	1.0	25	2.0	300	197
2N6274		100	30/120	20.0	1.0	20	30	250	197
2N6275		120	30/120	20.0	1.0	20	30	250	197
2N6276		140	30/120	20.0	1.0	20	30	250	197
2N6277		150	20/120	20.0	1.0	20	30	250	197

SILICON POWER DEVICE PACKAGES



SELCON POWER DEVICE PACKAGES



SECTION 5

LINEAR REGULATOR CONSTRUCTION AND LAYOUT

An important, and often neglected, aspect of the total regulator circuit design is the actual layout and component placement of the circuit. In order to obtain excellent transient response performance, high frequency transistors are used in modern integrated circuit voltage regulators. Proper attention to circuit layout is therefore necessary in order to prevent regulator instability or oscillations, or degraded performance.

In this section, guidelines will be given on proper regulator layout and placement of circuit components. In addition, topics such as remote voltage sensing and semiconductor mounting techniques will also be considered.

1. General Layout and Component Placement Considerations

As mentioned previously, modern integrated circuit regulators are necessarily high bandwidth devices in order to obtain good transient response characteristics. To insure stable closed loop operation, all these devices are frequency compensated, either internally or externally. This compensation can easily be upset by unwanted stray circuit capacitances and lead inductances, resulting in spurious oscillations. Therefore, it is important that the circuit lead lengths be short and the layout as tight as possible. Particular attention should be paid to locating the compensation and bypass capacitors as close to the IC as possible. Lead lengths associated with the external pass element(s), if used, should also be minimized.

Often overlooked is the stray inductance associated with the input leads to the regulator circuit. If the lead length from the input supply filter capacitor to the regulator input is more than a couple of inches, a $0.01\text{-}1.0\mu\text{F}$ high frequency type capacitor (tantalum, ceramic, etc.) should be used to bypass the supply leads close to the regulator input pins.

A typical good circuit layout is shown in Figure 5-1 for an MC1569R regulator circuit configuration.





Figure 5-1. Typical Regulator Circuit Layout






Figure 5-1. Typical Regulator Circuit Layout (cont.)

2. Ground Loops and Remote Voltage Sensing

Ground Loops

Regulator performance can also suffer if ground loops in the circuit wiring are not avoided. The most common ground loop problem occurs when the return lead of the input supply filter capacitor is improperly located, as shown in Figure 5-2. If this return lead is physically connected between the load return and the regulator circuit ground point ("B"), a ripple voltage component (60 or 120 Hz) can be induced on the load voltage, VL. This is due to the high peaks of the filter capacitor ripple current, iripple, flowing through the lead resistance between the load and regulator. These peaks can be 5 to 15 times the value of load current. Since the regulator will only keep constant the voltage between its sense lead and ground point, points "A" and "B" in Figure 5-2, this additional ripple voltage, VLEAD, will appear at the load.

This problem can be avoided by proper placement and connection of the filter capacitor return load as shown in Figure 5-3.





Figure 5-2. Filter Capacitor Ground Loop



Remote Voltage Sensing

Closely related to the above ground loop problem, is resistance in the current carrying leads to the load. This can cause poorer than expected load regulation in cases where the load currents are large or where the load is located some distance from the regulator. This is illustrated in Figure 5-4. As stated previously, the regulator circuit will keep the voltage present between its sense and ground pins constant. From Figure 5-4 we can see that any lead resistance between these points and the load will cause the load voltage, VL, to vary with varying load current, iL. This effectively lowers the load regulation of the circuit.




Figure 5-4. Effects of Resistance in Output Leads




Figure 5-5. Remote Voltage Sensing

This problem can be avoided by use of remote sense leads, as shown in Figure 5-5. The voltage drops in the high current carrying leads now have no effect on the load voltage, VL. However, since the sense and ground leads are usually rather long, care must be exercised that their associated lead inductance is minimized, or loop instability may result. The ground and sense leads should be formed into a twisted pair lead to minimize their lead inductance and noise pickup.

3. Semiconductor Mounting Considerations

An area of regulator construction which frequently does not receive proper attention is the mounting of the semiconductor power devices. Improper mounting of the external series pass transistor(s) and/or IC regulator, if in a power type package (TO-3, TO-66, TO-220, etc.), can result in higher than expected case to heatsink thermal resistances (for thermal information see Section 15) or worse, mechanical damage to the package.

Most problems associated with mounting can be avoided if the following rules are observed:

- 1. The mounting surface should be flat, smooth, free of deep scratches or burrs, and free of paint, varnish, anodization, or oxidation.
- 2. Always use a thermal joint compound at the mounting interface (Dow-Corning 340, etc.)
- 3. Mounting holes should be no larger than those on the semiconductor package; and should be free of burrs or chamfers.
- 4. TO-3 and TO-66 style packages can be torqued down to the torque limit of the mounting hardware.

Examples of TO-3/TO-66 and TO-220 (Case 221A) mounting techniques are shown in Figures 5-6 and 5-7, respectively.




Figure 5-6. Mounting Details for Flat-Base Mounted Semiconductors (TO-66 Shown). When not using a socket, machine screws tightened to their torque limits will produce lowest thermal resistance.




Figure 5-7. Mounting Scheme for the TO-220 (Case 221A)

SECTION 6 LINEAR REGULATOR DESIGN EXAMPLE

As an illustration of the use of the material contained in the preceeding sections, the following regulator design example is given.

Regulator Performance Requirements

Output Voltage, $Vo = +10V \pm .1V$

Output Current, Io = 1A, current limited

Load Regulation, ≤ .1% for Io = 10mA to 750mA

Line Regulation, $\leq .1\%$

Output ripple, $\leq 2mV$ p-p

Max Ambient Temperature, T_A ≤ + 70°C

Supply will have common loads to a negative supply

- 1. IC Regulator Selection: Study of the available regulators given in the selection guide of Section 17 reveals that both the MC1723C and MC1469 would meet the regulation performance requirements. Both regulators must be current boosted to obtain the required 1A output current A rough cost estimate shows that an MC1723C/ series pass element combination is the most economical approach.
- 2. Circuit Configuration: In Section 3, an appropriate circuit configuration is found. This is the MC1723 NPN boost configuration of Figure 3-5A.
- 3. Determination of Component Values: Using the equations given in Figure 3-5A, the values of CREF, R1, R2, R3 and Rsc are determined:
- a. Cref is chosen to be $0.1\mu F$ for low noise operation.
- b. R1 + R2 is chosen to be ≈ 10 K.
- c. R2 is then given by: R2 $\approx \frac{7v}{V_0}$ (R1 + R2) = .7 (10K) = 7K
- d. Since V_{REF} can vary by as much as \pm 5% for the MC1723C, R2 should be made variable by at least that much, so that Vo can be set to the required value of $+10V \pm$.1V. R2 is therefore chosen to consist of a 62K resistor and a 2K trimpot.
- e. R1 = 10K R2 = 10K 7K = 3Kf. $Rsc \approx \frac{0.6V}{Isc} = \frac{0.6V}{1A} = .6\Omega$; .56 Ω , 1W chosen for Rsc.
- g. $R3 = R1 \parallel R2 \cong 2.2K$
- 4. Determination of Input Voltage, VIN: There are two basic constraints on the input voltage: (1) the device limits for minimum and maximum VIN and (2) the minimum input-output voltage differential. These limits are found on the device data sheet (Section 18.) to be:

$$9.5V \le V_{IN} \le 40V$$
 and $(V_{IN} - V_0) \ge 3V$

For the configuration of Figure 3-5A, (VIN - Vo) is given by:

$$(V_{IN} - V_O) = [V_{IN} - (V_O + 2\phi)] \ge 3V$$
 where $\phi = V_{BEON} \approx 0.6V$

Note that (V_{IN} - V_O) is defined on the device data sheet to be the differential between the input and output pins. Since the base-emitter junction drops of Q1 and Rsc have been added to the circuit, they must be added to the minimum value of (VIN - Vo). Therefore,

$$V_{IN} \ge V_O + 2\phi + 3V = 10 + 1.2 + 3$$

 $V_{IN} \ge 14 \ 2V$

This condition also satisfies the requirement for a minimum Vin of 9.5V.

- b. In order to simplify the design of the input supply (see Section 8), V_{IN} is chosen to be 16V average with a 3V p-p ripple at full load and up to 25V at no load. This assures that the input voltage is always above the required minimum value of 14.2V. Now, the output ripple can be determined. The MC1723C has a typical ripple rejection ratio of -74 db, as given on its data sheet. With an input ripple of 3V p-p, the output ripple would be less than 1m V p-p, which meets the regulator output ripple requirements.
- 5. Determination of regulator package and available output current: Referring to the MC1723 data sheet (Section 18), there are two package styles to choose from. Since the two packages have different thermal characteristics, the amount of available output current will be different for each.

This can be found from:

$$T_J = T_A + \theta_{JA} P_D$$
 (Eq. 6.1 from Section 15)

where θ_{JA} = heatsink and/or pkg total junction-to-ambient thermal resistance

$$P_D = V_{IN} \times (I_O + I_{IB})$$

IIB = quiescent current of IC regulator

Io = IC regulator output current

solving for Io:

$$Io = \left[\frac{(T_I - T_A)}{\theta_{JA} V_{IN}}\right] - I_{IB}$$
 (6.1)

From the device data sheet, we can find the values of T_J, θ _{JA}, and I_{IB}. Eq 6.1 can then be solved. The results are summarized below for an unheatsinked MC1723CL (ceramic DIP), an unheatsinked MC1723CG (metal can), and an infinitely heatsinked MC1723CG packages.

TABLE 6-1

	MC1723CL	MC1723CG	MC1723CG	
Heatsink	None	None	Infinite	
Tj Jezhu	175°C	150°C	150°C	
(S) DAS VAV TA	70°C	70°C	70°C	
θ JA	150°C/W	184°C/W	70°C/W	
IIB	4mA	4mA	4mA	
lo	40mA	23mA	67mA	

A choice must now be made. Since it is desirable to have as much available current as possible to drive O1 (thereby lowering its gain (he) requirements), an infinitely heatsinked MC1723CG is the most desirable choice. However, the construction of an infinite heatsink is hardly practical. Therefore, the choice is between an unheatsinked MC1723CL and an MC1723CG with some form of heatsinking. The unheatsinked MC1723CL is chosen since this approach is the least complex.

- 6. Selection of the Series Pass Element, O1: The transistor type chosen for O1 must have the following characteristics (see Section 4):
- a. Vceo ≥ Vinmax
- b. Icmax ≥ Isc

c.
$$h_{\text{fe}} \ge \frac{I_{SC}}{I_{O}}$$
 @ $V_{CE} = V_{IN} - V_{O} - \phi$

where
$$\phi = V_{BEON} \approx 0.6V$$

- d. PDMAX ≥ VIN, × ISC
- e. θ_{JC} such to allow practical heatsinking
- f. SOA such that it can withstand

$$V_{CE} = V_{IN} @ I_C = I_{SC}$$

for this example:

$$h_{fe} \ge 25 @ V_{CE} = 5V @ I_{C} = 1A$$

$$\theta_{JC} = 1.52^{\circ}C/W$$

$$\theta_{\rm JC} = 1.52^{\circ} \text{C/W}$$

SOA: 1A @ 16V

A 2N3055 transistor is chosen as a suitable device for Q1 using the selection guide of Section 4 and the transistor data sheets (available from device manufacturer).

7. Q1 Heatsink Calculation

$$T_J = T_A + \theta_{JA} P_D$$
 (Eq 15.1 from Section 15)

 $P_D = V_{IN} \times I_{SC}$ where

$$\theta_{\rm JA} = \theta_{\rm JC} + \theta_{\rm CS} + \theta_{\rm SA} \, ({\rm Eq} \, 6.2)$$

solving for θ_{SA} :

$$\theta_{SA} = \left[\frac{T_J - T_A}{P_D}\right] - (\theta_{JC} + \theta_{CS}) \tag{6.2}$$

From the 2N3055 data sheet, $T_J = 200^{\circ}\text{C}$ and $\theta_{JC} = 1.52^{\circ}\text{C/W}$. The transistor will be mounted with thermal grease directly to the heatsink. Therefore, θ cs is found to be 0.1°C/W from Table 15-1.

Solving 6.2:

$$\theta_{SA} = \left[\frac{200^{\circ}\text{C} - 70^{\circ}\text{C}}{16\text{V} \times 1\text{A}}\right] - (1.52 + 0.1)^{\circ}\text{C/W}$$

 $\leq 6.6^{\circ}\text{C/W}$

A commercial heatsink is now chosen from Table 15-2 or a custom designed using the methods given in Section 15. For this example, a thermalloy 6003 heatsink having a θ cs of 6.2°C/W was used.

8. Clamp Diode: Since the regulator can power a load which is also connected to a negative supply, a 1N4001 diode is connected to the output for protection. (See general design considerations, Section 3H.) The complete circuit schematic is shown in Figure 6-1.




Figure 6-1. +10V, 1A Design Example

9. Construction Input Supply Design: The input supply is now designed using the information contained in Section 8 and the regulator circuit is constructed using the guidelines given in Section 5.

SECTION 7

LINEAR REGULATOR CIRCUIT TROUBLESHOOTING CHECKLIST

Occasionally the designer's prototype regulator circuit will not operate properly. If problems do occur, the trouble can be traced to a design error in 99.9% of the cases. As a troubleshooting aid to the designer, the following guide is presented.

Of course, it would be difficult, if not impossible, to devise a troubleshooting guide which would cover all possible situations. However, the checklist provided will help the designer pinpoint the problem in the majority of cases. To use the guide, first locate the problem's symptom(s) and then carefully recheck the regulator design in the area indicated using the information contained in the referenced handbook section.

SYMPTOM	DESIGN AREA TO CHECK	REFER TO SECTION
Regulator Oscillates	 Layout Compensation capacitor too small Input leads not bypassed External pass element parasitically oscillating 	5 3, 18 5 5
Loss of Regulation at Light Loads	 Emitter-Base resistor in "PNP" type boost configuration too large Absence of 1 mA "minimum" load (see load regulation test spec on device data sheet) Improper circuit configuration 	18
Loss of Regulation at Heavy Loads	Input Voltage too low (VINMIN, VIN - VO MIN) External pass element gain too low Current limit too low Line resistance between sense points and load Inadequate heatsinking	2, 3, 18 17 4 3 5
IC Regulator or Pass Element Fails after Warm-Up or at High TA	Inaequate heatsinking Input Voltage Transient (VINMAX, VCEO)	15 2, 4, 5, 17, 18
Pass Element Fails During Short Circuit 1. Insufficient pass element rating (SOA, Icmax) 2. Inadequate heatsinking		4 15

TROUBLESHOOTING CHECKLIST

SYMPTOM	DESIGN AREA TO CHECK	REFER TO SECTION
IC Regulator Fails During Short Circuit	IC current or SOA capability exceeded Inadequate heatsinking	2, 18
IC Regulator Fails During Power Up	Input voltage transient (VINMAX) IC current or SOA capability exceeded as load (capacitor) is charged up.	2, 18 2, 18
IC Regulator Fails During Power-Down	Regulator reverse biased	3.H
Output Voltage Does Not Come Up During Power-Up or After Short Circuit	Output polarity reversal Load has "latched-up" in some manner (usually seen with op amps, current sources, etc.)	3.Н
Excessive 60 or 120 Hz Output Ripple	Input supply filter capacitor ground loop	5

If, after carefully rechecking the circuit, the designer is not successful in resolving the problem, seek assistance from the factory by contacting the nearest Motorola Sales office.

SECTION 8 DESIGNING THE INPUT SUPPLY

Most input supplies used to power series pass regulator circuits consist of a 60 Hz, single phase step-down transformer followed by a rectifier circuit whose output is smoothed by a choke or capacitor input filter. The type of rectifier circuit used can be either a half-wave, full-wave, or full-wave bridge type, as shown in Figure 8-1. The half-wave circuit is used in low current applications, while the full-wave is preferrable in high-current, low output voltage cases. The full-wave bridge is usually used in all other high-current applications.




Figure 8-1. Rectification Schemes

In this section, specification of the filter capacitor, rectifier and transformer ratings will be discussed. The specifications for the choke input filter will not be considered since the simpler capacitor input type is more commonly used in series regulated circuits. A detailed description of this type of filter can be found in the reference listed at the end of this section.

1. Design of Capacitor-Input Filters

The best practical procedure for the design of capacitor-input filters still remains based on the graphical data presented by Schade¹ in 1943. The curves shown in Figures 8-2 through 8-5 give all the required design information for half-wave and full-wave rectifier circuits. Whereas Schade originally also gave curves for the impedance of vacuum-tube rectifiers, the equivalent values for semiconductor diodes must be substituted. However, the rectifier forward drop often assumes more significance than the dynamic resistance in low-voltage supply applications, as the dynamic resistance can generally be neglected when compared with the sum of the transformer secondary-winding resistance plus the reflected primary-winding resistance. The forward drop may be of considerable importance, however, since it is about 1 V, which clearly cannot be ignored in supplies of 12 V or less.




Figure 8-2. Relation of applied alternating peak voltage to direct output voltage in half-wave capacitor-input circuits. (From O. H. Schade, Proc. IRE, vol. 31, p. 356, 1943.)




Figure 8-3. Relation of applied alternating peak voltage to direct output voltage in full-wave capacitor-input circuits. (From O. H. Schade, Proc. IRE, vol. 31, p. 356, 1943.)




Figure 8-4. Relation of RMS and peak to average diode current in capacitor-input circuits. (From O. H. Schade, Proc. IRE, vol. 31, p. 356, 1943.)




Figure 8-5. Root-mean-square ripple voltage for capacitor-input circuits. (From O. H. Schade, Proc. IRE, vol. 31, p. 356, 1943.)

Returning to the above curves, the full-wave circuit will be considered. Figure 8-3 shows that a circuit must operate with $\omega CRL \ge 10$ in order to hold the voltage reduction to less than 10 percent and ω CRL ≥ 40 to obtain less than 2 percent reduction. However, it will also be seen that these voltage-reduction figures require Rs/RL, where Rs is now the total series resistance, to be about 0.1% which, if attainable, causes repetitive peak-to-average current ratios from 10 to 17 respectively, as can be seen from Figure 8-4. These ratios can be satisfied by many diodes; however, they may not be able to tolerate the turn-on surge current generated when the input-filter capacitor is discharged and the transformer primary is energized at the peak of the input waveform. The rectifier is then required to pass a surge current determined by the peak secondary voltage less the rectifier forward drop and limited only by the series resistance Rs. In order to control this turn-on surge, additional resistance must often be provided in series with each rectifier. It becomes evident, then, that a compromise must be made between voltage reduction on the one hand and diode surge rating and hence average current-carrying capacity on the other hand. If small voltage reduction, that is good voltage regulation, is required, a much larger diode is necessary than that demanded by the average current rating.

Surge Current

The capacitor-input filter allows a large surge to develop, because the reactance of the transformer leakage inductance is rather small. The maximum instantaneous surge current is approximately V_M/R_S and the capacitor charges with a time constant $\tau \approx R_S C_1$. As a rough — but conservative — check, the surge will not damage the diode if V_M/R_S is less than the diode Ifsm rating and τ is less than 8.3 ms. It is wise to make R_S as large as possible and not pursue tight voltage regulation; therefore, not only will the surge be reduced but rectifier and transformer ratings will more nearly approach the dc power requirements of the supply.

As an aid in the selection of a suitable rectifier or bridge, the brief selection guide of Table 8-1 is included.

TABLE 8-1
RECTIFIERS

	HECTIFIENS		
IF(AVG)	IFSM	SERIES	
1.0A	30A	1N4000	101
1.5A	50A	1N5391	
3.0A	100A	MR500	
3.0A	200A	1N5400	
6.0A	400A	MR750	
12A	300A	MR1120	
20A	400A	MR2000S	
0001 000 000 000 25A	600A	MR2500S	
40A	800A	1N1183A	
Lamillo ni Gzi	BRIDGES		
1.0A	30A	MDA100A	
2.0A	50A	MDA200	
H.O moral effective 4.0A	100A	MDA400	
8.0A	400A	MDA800	
12A	400A	MDA1200	
25A	400A	MDA2500	
35A	400A	MDA3500	

2. Design Procedure

A. From the regulator circuit design (see Section 6), we know:

 $V_{C(DC)}$ = The required full load average DC output voltage of the capacitor input filter

V_{Ripple(p-p)} = the maximum full load peak-to-peak ripple voltage

 V_m = the maximum no load output voltage

Io = the full-load filter output current

f = the input AC line frequency

B. From Figure 8-5, we can determine a range of minimum capacitor values to obtain sufficient ripple attenuation. First determine rf:

$$r_{\rm f} = \frac{V_{\rm Ripple(p-p)}}{\sqrt{2} V_{\rm C(DC)}} \times 100\% \tag{8.1}$$

a range for ωCRL can now be found from Figure 8-5.

C. Next, determine the range of Rs/RL from Figure 8-2 or 8-3 using $V_{C(DC)}$ and the values for ωCRL found in part B. If the range of ωCRL values initially

determined from Figure 8-5 is above \approx 10, Rs/RL can be found from Figures 8-2 and 8-3 using the lowest ωCRL value. Otherwise, several iterations between Figures 8-2 or 8-3 and 8-5 may be necessary before an exact solution for Rs/RL and ωCRL for a given rf and Vc(DC)/Vm can be found.

D. Once ωCR_L is found, the value of the filter capacitor, C, can be determined from:

 $C = \frac{\omega CRL}{2\pi \left(\frac{V_{C(DC)}}{I_{C}}\right)}$ (8.2)

- E. The rectifier requirements may now be determined:
- 1. Average Current

$$I_{F(AVG)} = I_{O} \text{ for half-wave rectification}$$
 (8.3)

= Io/2 for full-wave rectification

- 2. RMS and Peak repetitive rectifier current ratings can be determined from Figure 8-4.
- 3. The rectifier PIV rating is 2 V_m for the half-wave and full wave circuits, V_m for the full-wave bridge circuit. In addition, a safety margin of 20% to 50% is advisable due to the possibility of line transients.
- 4. Maximum Surge Current

$$Isurge = V_m/(Rs + ESR)$$
 (8.4)

where ESR = minimum equivalent series resistance of filter capacitor from its data sheet

- F. Transformer Specification
- 1. Secondary Leg RMS Voltage and the sec

$$V_S = \{V_m + (n) \ 1.0\} / \sqrt{2}$$
 (8.5)

where

n = 1 for half-wave and full-wave

= 2 for full-wave bridge

- 2. Total resistance of secondary and any external resistors to be equal to Rs found from Figures 8-2, -3, and -4 (see Part C).
- 3. Secondary RMS Current 4-8 and mont And a noward of the principal of the content of the conten

Half-Wave = I_{rms} = 8.31 mon A d C = 1004 H X C Z = 1044 H X

Full-Wave = Irms management with the result of the result

Full-Wave Bridge = $\sqrt{2}$ I_{rms}

I_{rms} = rms rectifier current (from part E.1 and E.2). where

4. Transformer VA rating

Half-Wave =
$$V_{S Irms}$$

Full-Wave = $2 V_{S Irms}$ (8.7)
Full-Wave Bridge = $V_{S Irms} (\sqrt{2})$

where I_{rms} = rms rectifier current (from part E.1 and E.2)

Vs = Secondary Leg RMS Voltage and

3. Design Example

A. Find the values for the filter capacitor, transformer rectifier ratings, given:
Full-Wave Bridge Rectification

$$V_{\text{C(DC)}} = 16V$$

$$V_{\text{RIPPLE (p-p)}} = 3 V$$

$$V_{\text{M}} = 25 V$$

$$I_{\text{O}} = 1 A$$

$$f = 60 \text{ Hz}$$

B. Using Equation (8.1)

$$r_f = \frac{3}{\sqrt{2}(16)} \times 100\% = 6.6\%$$

from Figure 8-5, $\omega CRL \simeq 7$ to 10

C. Using ω CRL = 10, Rs/RL is found from Figure 8-3 using:

$$\frac{V_{C(DC)}}{V_M} = \frac{16}{25} = .64 = .64\%$$

.. Rs/R_L = 20% or R_s = .2 × R_L = .2(
$$\frac{V_{C(DC)}}{I_0}$$
) = .2 (16)

$$Rs = 3.2 \Omega$$

D. From Equation (8.2), the filter capacitor size is found:

$$C = \frac{\omega CR_L}{2\pi f(\frac{V_{C(DC)}}{I_O})} = \frac{10}{2\pi (60)16} = 1657 \ \mu F$$

- E. The rectifier ratings are now specified:
- 1. IF(AVG) = Io/2 = 0.5 A from Eq (8.3) and a solution at 2.3 and 1.
- 2. $I_{F(RMS)} = 2 \times I_{F(AVG)} = 1$ A from Fig. 8-4 mergy 2MA via brooks
- 3. $IF(PEAK) = 5.2 \times IF(AVG) = 2.6 \text{ A from Fig. 8-4}$
- 4. PIV = VM = 25 V (use 50 V for safety margin)
- 5. Isurge = $V_M/(Rs + ESR) \simeq 25/3.2 = 7.8$ A from Eq (8.4) (neglecting capacitor ESR)
- F. The transformer should have the following ratings:
- 1. $V_S = \{V_M + n(1.0)\}/\sqrt{2} = (25 + 2)/\sqrt{2} = 19 \text{ VRMS } \{\text{from Eq } (8.5)\}$
- 2. Secondary Resistance should be 3.2 Ω .
- 3. Secondary RMS current rating should be 1.4 A {from Eq (8.6)}
- 4. From Eq. (8.7), the transformer should have a 27 VA rating.

It should be noted that, in order to simplify the procedure, the above design does not allow for line voltage variations or component tolerances. The designer should take these factors into account when designing his input supply. Typical tolerances would be: Line Voltage -+10%, -15% and Capacitors -+75%, -10%.

REFERENCES

- 1. O. H. Schaade, Proc. IRE, Vol. 31, 1943.
- 2. Motorola Silicon Rectifier Manual, 1980.

It should be noted that, in order to simplify the procedure, the above design does not allow for line voltage variations or component tolerances. The designer should take these factors into account when designing his input supply. Typical tolerances would be: Line Voltage - + 10%, -15% and Capacitors - +75%, -10%.

CEPERENCES

- 1. O. H. Schaade, Proc. IRE, Vol. 31, 1943.
 - 2. Motorola Silicon Rectifier Manual, 1980.

SECTION 9

SWITCHING REGULATORS VERSUS LINEAR REGULATORS

A. THE MARKET

A switching power supply or switcher is a high frequency power conversion circuit. It uses the ac power line to produce one or more regulated dc voltages. Switchers became practical in the early 60's with the advent of fast, high voltage transistors that made it possible for designers to operate directly off the rectified high voltage (120/220 V) ac lines. By 1970 almost every power supply company had a switcher or line of switchers in their catalog. And today, it is estimated that 20% of the regulated AC-DC power supply market belongs to switchers (See Figure 9-1). The chart indicates that this market will enjoy a compound growth rate (CGR) of about 15% annually but that switchers will average a 30% CGR and will capture 40% of the market by 1985. At this time, the fastest growing market segment is the small, single transistor, switchers (50 to 150 watts). These supplies are benefitting from the current boom in microprocessor and minicomputer equipment such as bank auto tellers and point-of-sale terminals.

B. COMPARISON WITH LINEAR REGULATORS

Switching power supplies offer advantages of efficiency, size, and weight, but also require a more complex design, cannot meet some of the performance capabilities of linear supplies, and can generate a considerable amount of electrical noise. Even with some of the disadvantages, switchers are being accepted in the industry, particularly where size and efficiency are of prime importance. In most applications performance is adequate, and they are cost competitive in the 50 W power level and above. Figure 9-2 illustrates the trends in cost as a function of




Figure 9-1. Market Trends for Power Supplies




Figure 9-2. 1980 Cost Comparison

output power. Because the switcher's passive components such as transformers and filters are smaller, they are almost always lower in cost than the high power (100 W) linear regulators. However, active component count is high (70 to 140 devices) and remains high regardless of the output power rating. This makes it less cost effective at the lower power levels. Switchers have been significantly cost reduced in the past five years because designers have been able to simplify the control circuits and have found even lower cost alternatives in the passive component area. The 500 W break even point (switcher versus linear) was broken five years ago, and the present 50 W break even point is expected to drop to 20 W in the next couple of years. An example of present parts cost in a 50 W switcher is shown in Table 9-1. The active component semiconductor cost is a somewhat higher percentage of the total at this power level. The average cost of semiconductors for switchers tends to be about 10% of the selling price. This can be subdivided into 5% for rectifiers and about 2% each for transistors and IC's.

Finally, the actual performance comparison chart is shown in Table 9-2. Single output switcher efficiencies run from 70 to 80% but occasionally fall to 60-65% with post regulated auxiliary outputs. Some linear power supplies on the other hand, are operated with up to 50% efficiency, but these are areas where line variations and short hold-up time problems are minimal. Most linear supplies

TABLE 9-1

Approximate Parts Cost of Similar 50 W Power Supplies (1980)

Component	20 kHz Switcher (\$)	Linear (\$)
Magnetics	8	10
Capacitors	7	7
*Rectifiers	5	3
*Transistors	3	2
*IC's	2	2
Misc. (Line/Heat Sinks)	Saat 5 faat	8
TOTAL	30	32

^{*}Semiconductors account for 22% of the total cost in linear power supplies and 33.4% for switchers.

TABLE 9-2
20 kHz Switcher versus Linear Performance

Parameter	Switcher	Linear
Efficiency	75%	30%
Size	2.0 W/IN ³	0.5 W/IN ³
Weight	40 W/lb.	10 W/lb.
Cost 200-500 W*	\$1.00/W	\$1.25/W
Cost 50-150 W*	\$1.50/W	\$1.50/W
Line and Load Regulation	0.1%	0.1%
Output Ripple Vp.P	50 mV	5.0 mV
Noise Vp-p	50-200 mV	_
Transient Response	1 ms	20 μs
Hold-Up Time	20-30 ms	1-2 ms

^{*}Based on 1980 Cost Figures

operate with typical efficiencies of only 30%. The overall size reduction of a 20 kHz switcher is about 4:1 over an equivalent linear supply. Newer designs in the 100 to 200 kHz region end up at about 6:1. Other characteristics such as static regulation specs are comparable, while ripple and load transient response are usually worse. Output noise specs can be somewhat misleading. Very often a 200 mV switching spike at the output may be attenuated considerably at the load itself due to the series inductance of the connecting cables and the additional filter capacitors found in many logic circuits. In the future, noise generated at higher switching frequencies (100–500 kHz) will probably be easier to filter and the transient response will be faster. Switchers also exhibit long hold-up time due to their inherent ability to regulate over wide variations in input voltage. It is easier to store the required energy in high voltage input filter capacitors (200–400 V) than in lower voltage (20–50 V) capacitors common to linear power supplies. This is because the physical size of a capacitor is dependent on its CV product, while energy storage is proportional to CV².

TABLE 9-2 0 kHz Switcher versus Linear Performance

Based on 1980 Cost Figures

operate with typical efficiencies of only 30%. The overall size reduction of a 20 kHz switcher is about 4:1 over an equivalent linear supply. Newer designs in the 100 to 200 kHz region end up at about 6:1. Other characteristics such as static regulation spees are comparable, while ripple and load transient response are usually worse. Output noise spees can be somewhat misleading. Very often a 200 mV switching spike at the output may be attenuated considerably at the load itself due to the series inductance of the connecting cables and the additional filter capacitors found in many logic circuits. In the future, noise generated at higher switching frequencies (100–500 kHz) will probably be easier to filter and the table inherent ability to regulate over wide variations in input voltage. It is easier to store the required energy in high voltage input filter capacitors (200–400 V) than in lower voltage (20–50 V) capacitors common to linear power supplies. This is because the physical size of a capacitor is dependent on its CV product, while energy storage is proportional to CV.

10 NOTTOS ers actually evolved from the

SWITCHING REGULATOR TOPOLOGIES

A switching power supply is a relatively complex circuit as is shown by the four basic building blocks of Figure 10-1. It is apparent here that the heart of the supply is really the high frequency inverter. It is here that the work of chopping the rectified line at a high frequency (≥20 kHz) is done. It is here also that the line voltage is transformed down to the correct output level for use by logic or other electronic circuits. The remaining blocks support this basic function. The 60 Hz input line is rectified and filtered by one block, and after the inverter steps this voltage down, the output is again rectified and filtered. The task of regulating the output voltage is left to the control circuit which closes the loop from the output to the inverter. Most control circuits generate a fixed frequency internally and utilize pulse width modulation techniques to implement the desired regulation. Basically, the on-time of the square wave drive to the inverter is controlled by the output voltage. As the load is removed or input voltage increases, a slight rise in output voltage will signal the control circuit to deliver narrower pulses to the inverter, and conversely, as the load is increased or input voltage decreases. wider pulses will be fed to the inverter.




Figure 10-1. Functional Block Diagram — Switching Power Supply

A. BUCK AND BOOST

The inverter topologies used in today's switchers actually evolved from the buck and boost circuits shown in Figure 10-2A & 10-2B. In each case, the regulating means and loop analysis will remain similar, but a transformer is added in order to provide electrical isolation between the line and load. The forward converter family which includes the push-pull and half bridge circuits evolved from the buck regulator (Figure 10-2A). And the newest switcher, the flyback converter, actually evolved from the boost regulator. The buck circuit interrupts the line and provides a variable pulse width square wave to a simple averaging LC filter. In this case, the first order approximation of the output voltage is $V_{\rm out} = V_{\rm in} \times {\rm duty}$ cycle, and regulation is accomplished by simply varying the duty cycle. This is satisfactory for most analysis work, and only the transformer turns ratio will have to be adjusted slightly to compensate for IR drops, diode drops, and transistor saturation voltages.

Operation of the boost circuit (Figure 10-2B) is more subtle in that it first stores energy in a choke and then delivers this plus energy from the input line to the load. However, the flyback regulators which evolved from this configuration deliver only the inductive energy stored in the choke to the load. This method of operation is actually based on the boost variation model shown in Figure 10-2C. Here, when the switch is opened, only the stored inductive energy is delivered to the load. The true boost circuit can also regulate by stepping up (or boosting) the input voltage, whereas the variation or flyback regulator can step the input voltage up or down. Analysis of the boost regulator begins by dealing with the choke as an energy storage element which delivers a fixed amount of power to the load:

$$P_{O} = 1/2 L I^{2}f_{o}$$
where $I =$ the peak choke current $f_{o} =$ the operating frequency and $L =$ the inductance

Because it delivers a fixed amount of power to the load regardless of load impedance (except for short circuits), the boost regulator is the designer's first choice in photo-flash and capacitive-discharge (CD) automotive ignition circuits to recharge the capacitive load. It also makes a good battery charger. For an electronic circuit load, however, the load resistance must be known in order to determine the output voltage:

$$V_{O} = \sqrt{P_{o}R_{L}} = I\sqrt{\frac{Lf_{o}R_{L}}{2}}$$

where $R_{L} = The load resistance$

In this case, the choke current is proportional to the on time or duty cycle of the switch, and regulation for fixed loads simply involves varying the duty cycle as before. However, the output also depends on the load (which was not the case with buck regulators) and results in a variation of loop gain with load.




Figure 10-2. Non-Isolated DC-DC Converters

For both regulators, transient response or responses to step changes in load are very difficult to analyze. They lead to what is termed a "load dump" problem. This requires that energy already stored in the choke or filter be provided with a place to go when load is abruptly removed. Practical solutions to this problem include limiting the minimum load and using the right amount of filter capacitance to give the regulator time to respond to this change.

B. FLYBACK AND FORWARD CONVERTERS

To take advantage of the regulating techniques just discussed, and also provide isolation, a total of five popular topologies have evolved and are illustrated in figures 10-3 and 10-6. Each circuit has a practical power range or capability associated with it as follows:

Circuit	Power Range	Motorola Reference
Flyback	50 to 100 watts	EB87
Forward	100 to 200 watts	Power Leader
Push-Pull	200 to 500 watts	EB88, AN-737A
Half Bridge	200 to 500 watts	EB's 86 & 100, AN-767
Full Bridge	500 to 2000 watts	EB-85

First to be discussed will be the low power (20–200 W) converters which are dominated by the single transistor circuits shown in Figure 10-3. All of these circuits operate the magnetic element in the unipolar rather than bipolar mode. This means that transformer size is sacrificed for circuit simplicity.

1. Flyback — The flyback (alternately known as the "ringing choke") regulator stores energy in the primary winding and dumps it into the secondary windings (Figure 10-3A). A clamp winding is usually present to allow energy stored in the leakage reactance to return safely to the line instead of avalanching the switching transistor. The operating model for this circuit is the boost circuit variation discussed earlier. The flyback is the lowest cost regulator (except at high power levels) because output filter chokes are not required, since the output capacitors feed from a current source rather than a voltage source. Because of this, the flyback will have higher output ripple than the forward converter. However, the flyback is an excellent choice when multiple output voltages are required and does tend to provide better cross regulation than the other types. In other words, changing the load on one winding will have little effect on the output voltage of the others.

A 120/220 Vac flyback design requires transistors that block twice the peak line plus transients or about 1.0 kV. Presently, variations of 1200 to 1500 V horizontal deflection transistors are used here. These bipolar devices are relatively slow ($t_f = 200-500~\text{ns}$) and tend to limit efficient operating frequencies to 20–40 kHz. Introduction of 1000 V TMOS FET will soon permit operation at much higher frequencies. Faster 1.0 kV bipolar transistors are also anticipated in the near future and will provide a lower cost alternative. The two transistor variation of this circuit (Figure 10-3C) eliminates the clamp winding and adds




Figure 10-3. Low Power Popular (20-200 W) Converter Topologies

a transistor and diode to effectively clamp peak transistor voltages to the line. With this circuit a designer can safely use the faster 400 V to 500 V bipolar or FET Switchmode transistors and push operating frequencies considerably higher. There is a cost penalty here over the single transistor circuit due to the extra transistor, diode and floating base drive requirement of the upper switch transistor.

A subtle variation in the method of operation can be applied to either of these circuits. The difference is referred to as operation in the discontinuous or continuous mode, and the waveform diagrams are shown in Figure 10-4. The analysis given in the earlier section on boost regulators dealt strictly with the discontinuous mode where all the energy is dumped from the choke before the transistor turns on again. If the transistor is turned on while energy is still being dumped into the load, the circuit is operating in the continuous mode. This is generally an advantage for the transistor in that it needs to switch only half as much peak current in order to deliver the same power to the load. In many instances, the same transformer may be used with only the gap reduced to provide more inductance. Sometimes the core size will need to be increased to support the higher LI product (2 to 4 times) now required, because the inductance must increase by almost 10 times to effectively reduce the peak current by two. In dealing with the continuous mode, it should also be noted that the transistor must now turn-on from 500 to 600 V rather than 400 V level, because there no longer is any dead time to allow the flyback voltage to settle back down to the input voltage level. Generally it is advisable to have V_{CEO (SUS)} ratings comparable to the turn-on requirements.

The flyback converter stands out from the others in its need for a low inductance, high current primary. Conventional E and pot core ferrites are difficult to work with because their permeability is too high even with relatively large gaps (50 to 100 mili-inches). The industry needs something better (like powered iron) that will provide permeabilities of 60 to 120 instead of 2000 to 3000 for this application.




Figure 10-4. Flyback Transistor Waveforms




Figure 10-5. Forward Converter Transistor Waveforms

2. Forward — The single transistor forward converter is shown in Figure 10-3B. Although it initially appears very similar to the flyback, it is not. The operating model for this circuit is actually the buck regulator discussed earlier. Instead of storing energy in the transformer and then delivering it to the load, this circuit uses the transformer in the active or forward mode and delivers power to the load while the transistor is on. The additional output rectifier is used as a freewheeling diode from the LC filter, and the third winding is actually a reset winding. It generally has the same turns as the primary (is usually bifilar wound) and clamps the reset voltage to twice the line. However, its main function is to return energy stored in the magnetizing inductance to the line and thereby reset the core after each cycle of operation. Because it takes the same time to set and reset the core, the duty cycle of this circuit cannot exceed 50%. This also is a very popular low power converter, and like the flyback, is practically immune from transformer saturation problems. Transistor waveforms shown in Figure 10-5 illustrate that the voltage requirements are identical to the flyback. For the single transistor versions, 400 V turn-on and 1.0 kV blocking devices like the 1200 to 1500 V deflection transistors are required. The two transistor circuit variation shown in Figure 10-3C again adds a cost penalty, but allows a designer to use the faster 400 to 500 V devices. With this circuit, operation in the discontinuous mode refers to the time when the load is reduced to a point where the filter choke runs "dry." This means that choke current starts at and returns to zero during each cycle of operation. Even though there are no adverse effects on the components themselves, most designers prefer to avoid this type of mode because of higher ripple and noise. Standard ferrite cores work fine here and in the high power converters as well. In these applications, no gap is used as the high permeability (3000) results in a desirable effect of very low magnetizing current levels.

C. PUSH-PULL AND BRIDGE CONVERTERS

The high power circuits shown in Figure 10-6 all operate the magnetic element in the bipolar or push-pull mode and require 2 to 4 inverter transistors. Because the transformers operate in this mode, they tend to be almost half the size of the equivalent single transistor converters and thereby provide a cost advantage over their counterparts at power levels of 100 watts to 1.0 kW.

- 1. Push-Pull The push-pull converter shown in Figure 10-6A is one of the oldest converter circuits around. Its early use was in low voltage inverters such as the 12 Vdc to 120 Vdc power source for recreational vehicles and in dc to dc converters. Because these converters are free running rather than driven and operate from low voltages, transformer saturation problems are minimal. In the high voltage off line switchers, saturation problems are common and difficult to solve. The transistors are also subjected to twice the peak line voltage which requires the use of relatively slow 1.0 kV transistors. Both of these drawbacks have tended to discourage designers of off line switchers from using this topology.
- 2. Half and Full Bridge The most popular high power converter today is the half bridge (Figure 10-6B). It has two clear advantages over the push-pull type. First, the transistors never see more than the peak line voltage and standard 400 V fast Switchmode transistors that are now readily available may be used. Second, and probably even more important, transformer saturation problems are easily minimized by use of a small coupling capacitor (2.0 μ F $\leq C_C \leq 5.0 \mu$ F) as shown. Because the primary winding is driven in both directions, a full wave output filter, rather than half, is now used, and the core is actually utilized more effectively. Another more subtle advantage of this circuit is that the input filter capacitors are placed in series across the rectified 220 Vac line which allows them to be used as the voltage doubler elements on a 120 Vac line. This allows the inverter transformer to operate from a nominal 320 Vdc bus when the circuit is connected to either 120 Vac or 220 Vac. Finally, this topology allows diode clamps across each transistor to contain destructive switching transients. The designers dream, of course, is for fast transistors that can handle a clamped inductive load line at rated current. And a few (like the Switchmode III and TMOS FET series from Motorola) are beginning to appear on the market. However, the older designs in this area still end up using snubbers to protect the transistor which sacrifices both cost and efficiency.

The effective current limit of today's low cost TO-3 transistors (300 mil die) is somewhere in the 10 to 20 A area. Once this limit is reached, the designer generally changes to the full bridge topology shown in Figure 10-6C. Because full line rather than half is applied to the primary winding, the power output can almost double that of the half bridge with the same switching transistors.

Another variation of the half bridge is the split winding circuit shown in Figure 10-6D. A diode clamp can protect the lower transistor but a snubber or zener clamp must still be used to protect the top transistor from switching transients. Because both emitters are at an ac ground point, expensive drive transformers can now be replaced by lower cost capacitively coupled drive circuits.





Figure 10-6. High Power Popular Converter Topologies (100 W-1.0 kW)






Figure 18 6. High Power Popular Converter Topologies (190 W-1.0 kW)

SECTION 11

SWITCHING REGULATOR COMPONENT DESIGN TIPS


A. TRANSFORMERS

With respect to transformer design, many of today's designers would say don't try it. They'd advise using a consultant or winding house to perform this task, and with good reason. It takes quite a bit of time to develop a "feel" for this craft and be able to use both experience and intuition to find solutions to second and third order problems. Because of these subtle problems, most designers find that after the first paper design is done, as many as four or five lab iterations may be necessary before the transformer meets the design goals. However, there is a considerable design challenge in this area and a great deal of satisfaction can be obtained by mastering it.

As do all others, this component design begins by requesting all available literature from the appropriate manufacturers, and then following up with phone calls when specific questions arise. A partial list of companies is shown in Table 11-1. Designs below 50 W generally use pot cores, but for 50 W and above E cores are preferred. E cores expose the windings to air so that heat is not trapped inside. The exposure also makes it easier to bring out connections for tapped windings. Remember that flyback designs require lower permeability cores than the others. The classic approach is to consult manufacturers charts like the one shown in Figure 11-1 and then pick a core with the required power handling ability. Both E and E-C (E cores with a round center leg) are popular now, and they are available from several manufacturers. E-C cores offer a performance advantage (better coupling) but standard E cores cost less and are also used in these applications. Another approach that seems to work equally as well is to do a paper design of the estimated windings and number of turns required. Size the wire for 500 circular mils (CM) per ampere and then find a core that has the required window area for this design. Now, before the windings are put on, it is a good idea to modify the turns so that they fit on the bobbin in an integer number of layers. This involves checking the turns per inch of wire against the bobbin length. The primary generally goes on first and then the secondary windings. If the primary hangs over an extra half layer, try reducing the turns or the wire size. Conversely, if the secondary does not take up a full layer, try bifilar winding (parallel) using wire half the size originally chosen; i.e., 3 wire sizes smaller like 23 versus 20. This technique ultimately results in the use of foil for the higher current (20 A) low voltage windings. Most windings can be separated with 3 mil mylar (usually yellow) tape, but for good isolation, cloth is recommended between primary and secondary.

TABLE 11-1
Partial List of Core (C) and Transformer (T) Manufacturers

Company	Location	Code
Ferroxcube Inc.	Sauggerties, N.Y.	С
Indiana General	Keasby, N.J.	C
Stackpole	St. Marys, PA.	C
TDK	El Segundo, CA.	C
Pulse Engineering	San Diego, CA.	T
Coilcraft	Cary, IL.	T



Finally, once a mechanical fit has been obtained, it is time for the circuit tests. The voltage rating is strictly a mechanical problem and is one of the reasons why U.L. normally does not allow high voltage bifilar windings. The inductance and saturating current level of the primary are inherent to the design, and should be checked in the circuit or other suitable test fixture. Such a fixture is shown in Figure 11-2 where the transistor and diode are sized to handle the anticipated currents. The pulse generator is run at a low enough duty cycle to allow the core to reset. Pulse width is increased until the start of saturation is observed (I_{sat}). Inductance is found using

 $L = V \frac{di}{dt}$

In forward converters, the transformer generally has no gap in order to minimize the magnetizing current (I_M) . For these applications the core should be chosen to be large enough so that the resulting LI product insures that I_M at operating voltages is less than I_{sat} . For flyback designs, a gap is necessary and the test circuit is useful again to evaluate the effect of the gap. The gap will normally be quite large where:

 $L_{\rm g} >> L_{\rm m}/\mu$ $L_{\rm g} =$ gap length $L_{\rm m} =$ magnetic path length $\mu =$ permeability

Under this stipulation, the gap directly controls the LI parameters. Doubling it will decrease L by two and increase I_{sat} by two. Again, the anticipated switching currents must be less than I_{sat} when the core is gapped to ensure correct inductance.

Transformer tests in the actual supply are usually done with a high voltage dc power supply on the primary and with a pulse generator or other manual control for the pulse width drive such as using the control IC in an open loop configuration.




Figure 11-2. Simple Coil Tester

Here the designer must recheck three areas:

- 1. No evidence of core saturation
- 2. Correct amount of secondary voltage
- 3. Minimum core or winding heat rise

If problems are detected in any of these areas, one possible solution is to redesign using the next larger core size. However, if problems are minimal, or none exist, it is possible to stay with the same core or even consider using the next smaller size.

B. TRANSISTORS

The initial selection of a transistor(s) for a switcher is basically a problem of finding the one with voltage and current capabilities that are compatible with the application. For the final choice, performance and cost tradeoffs among devices from the same or several manufacturers have to be weighed. Before these devices can be put in the circuit, both protective and drive circuits will have to be designed.

Motorola's first line of devices for switchers were trademarked "Switchmode' transistors and introduced in the early 70's. Data sheets were provided with all the information that a designer would need, including reverse bias safe operating area (RBSOA) and performance at elevated temperature (100°C). The first series was the 2N6542 through 6547, TO-3 devices which were followed by the MJE13004 series in a plastic TO-220 package. Finally, high voltage (1.0 kV) requirements were met by the metal MJ12002 and MJ8500 series and the plastic MJE12007. Just recently, Motorola introduced three new families of "Switchmode" transistors shown in Table 11-2. The Switchmode II series is basically a faster switching version of Switchmode I. Switchmode III is the Cadillac of today's industry with both exceptional speed and RBSOA. Here, device cost is up but system costs may be lowered because of reduced snubber requirements and higher operating frequencies. A similar argument applies to Motorola T-MOS FET's. These devices make it possible to switch efficiently at higher frequencies (200 to 500 kHz), but the main selling point is that they are easier to drive. This latter point is the one most often made to show that systems savings are again quite possible even though the initial device cost is higher.

TABLE 11-2

Motorola High Voltage Switching Transistor Technologies

Family	Typical Device	Typical Fall Time	Approximate Switching Frequency
SWITCHMODE I	2N6545 MJE13005 MJE12007	200-500 ns	20K
SWITCHMODE II	MJ12010	100 ns	100K
SWITCHMODE III	MJ13010	50 ns	200K
T-FET'S	MTP565	20 ns	500K

TABLE 11-3
Power Transistor Voltage Chart

kage inductal	Circ	cuit	וופר וופעפר
Flyback, Forward or Push-Pull		Half or Full Bridge	
VCEV	VCEO(sus)	VCEO(sus)	VCEV
850	400	400	400 200
	VCEV	Flyback, Forward or Push-Pull VCEV VCEO(sus) 850 400	Push-Pull Half or Full I VCEV VCEO(sus) 850 400 400 400

Table 11-3 is a review of the transistor voltage requirements for the various off line converter circuits. As illustrated, the most stringent requirement for single transistor circuits (flyback and forward) is the blocking or V_{CEV} rating. Bridge circuits, on the other hand, turn on and off from the dc bus and their most critical voltage is the turn on or $V_{CEO \, (sus)}$ rating. To help designers select parts for these applications, Motorola has provided the selection charts in Appendix A. Each table lists devices that are appropriate for a given line voltage and circuit configuration and various power handling capabilities. Table 1 contains devices listed by their current (power handling) rating and $200 < V_{CEO} < 400 \text{ V}$ for use in 120 Vac bridge circuits. Tables 2 and 3 list the remaining devices ($V_{CEO} \ge 400 \text{ V}$) which would be appropriate for 220 Vac and 380 Vac bridge circuits. Tables 4 and 5 list devices by their V_{CEV} rating. These tables can therefore be used to select devices for either 120 or 220 Vac single transistor circuits (flyback and forward converters).




Figure 11-3. Zener Clamp and Snubber for Single Transistor Converters

Most Switchmode transistor load lines are inductive during turn on and turn off. Turn on is generally inductive because the short circuit created by output rectifier reverse recovery times is isolated by leakage inductance in the transformer. This inductance effectively snubs most turn-on load lines so that the rectifier recovery (or short circuit) current and the input voltage are not applied simultaneously to the transistor. Sometimes primary interwinding capacitance presents a small current spike, but usually turn-on transients are not a problem. Turn-off transients due to this same leakage inductance, however, are almost always a problem. In bridge circuits, clamp diodes can be used to limit these voltage spikes. If the resulting inductive load line exceeds the transistor's reverse bias switching capability (RBSOA) then an RC network may also be added across the primary to absorb some of this transient energy. The time constant of this network should equal the anticipated switching time of the transistor (100 ns to 1 µs). Resistance values of 100 to 1000 ohms in this RC network are generally appropriate. Trial and error will indicate how low the resistor has to be to provide the correct amount of snubbing. For single transistor converters, the snubber shown in Figure 11-3 is generally used. Here slightly different criteria are used to define the R and C values:

	gbird on C =ns	Vac bridge circuits. Tables 2 and 3 to 1 to which would be appropriate for 220 to and 5 list devices by their Veny rations.
where	si=1 transistor c	The peak switching current
	$t_f =$	The transistor fall time
	V =	The peak switching voltage
		(Approximately twice the dc bus)
also	R =	t _{on} /C (it is not necessary to completely discharge this capacitor to obtain the desired effects of this circuit)
where	$t_{on} =$	The minimum on time or pulse width
and	$P_R =$	$\frac{\text{CV}^2\text{f}}{2}$
where	$P_R =$	The power rating of the resistor
and	f =	The operating frequency

Most of today's transistors that are used in 20 kHz converters switch slow enough so that most of the energy stored in the leakage inductance is dissipated by the snubber or transistor, causing very little voltage overshoot. Higher speed converters and transistors present a slightly different problem. In these newer designs, snubber elements are smaller and voltage spikes from energy left in the leakage inductance may be a more critical problem depending on how good the coupling is between the primary and clamp windings. If necessary, protection from these spikes may be obtained by adding a zener and rectifier across the primary as shown in Figure 11-3. Motorola's 1.0 W and 5.0 W zener devices with ratings

up to 200 V can provide the clamping or spike limiting function. If the zener must handle most of the power, its size can be estimated using:

$$P_{Z} = \frac{L_{L} I^{2}f}{2}$$
 where
$$P_{Z} = \text{The zener power rating}$$
 and
$$L_{L} = \text{The leakage inductance}$$
 (measured with the clamp winding or secondary shorted)

There are probably as many base drive circuits for bipolars as there are designers. Ideally, the transistor should have just enough forward drive (current) to stay in or near saturation and reverse drive that varies with the amount of




Figure 11-4. Typical Bipolar Base Drive Circuits

stored base charge such as a low impedance reverse voltage. Many of today's common drive circuits are shown in Figure 11-4. The fixed drive circuits of 11-4A and 11-4B tend to emphasize economy, while the Baker clamp and proportional drive circuits of 11-4C, 11-4D and 11-4E emphasize performance over cost.




Figure 11-5A. Typical Transformer Coupled FET Drive




Figure 11-5B. FET Drive Current Requirements

FET drive circuits are just beginning to appear. The standard that has evolved at this time is shown in Figure 11-5A. This transformer coupled circuit will produce forward and reverse voltages applied to the FET gate which vary with the duty cycle as shown. For this example, a V_{GS} rating of 20 V would be adequate for one condition, but not the other. Higher V_{GS} ratings would solve the problem, but at this time it is advisable to use a regulated logic supply and provide only the minimum gate drive required for these situations. Finally, there is one point that is not obvious when looking at the circuit. It turns out that FET's can be directly coupled to many IC's with only to 100 mA of sink and source output capability and still switch efficiently at 20 kHz. However, to switch efficiently at higher frequencies, several amperes of drive may be required on a pulsed basis in order to quickly charge and discharge the gate capacitances. A simple example will serve to illustrate this point and also show that the Miller effect, produced by C_{DG}, is the predominant speed limitation when switching high voltages (see Figure 11-5B). A FET responds instantaneously to changes in gate voltage and will begin to conduct when the threshold is reached (V_{GS} = 2.0 to 3.0 V) and be fully on with V_{GS} = 7.0 to 8.0 V. Gate waveforms will show a step at a point just above the threshold voltage which varies in duration depending on the amount of drive current available. The drive current determines both the rise and fall times for the drain current. To estimate drive current requirements, two simple calculations with gate capacitances can be made:

 $I_{M} = C_{DG} dv/dt$ and $I_{G} = C_{GS} dv/dt$

where I_M is the current required by the Miller effect to charge the drain to gate capacitance at the rate it is desired to move the drain voltage (and current). And I_G is usually the lesser amount of current required to charge the gate to source capacitance through the linear region (2.0 to 8.0 V). As an example, if 30 ns switching times are desired at 300 V where $C_{DG} = 100 \ pF$ and $C_{GS} = 500 \ pF$, then

 $I_{\rm M} = 100 \ {\rm pF} \times 300 \ {\rm V/30 \ ns} = 1.0 \ {\rm A} \ {\rm and}$ $I_{\rm G} = 500 \ {\rm pF} \times 6.0 \ {\rm V/30 \ ns} = 0.1 \ {\rm A}$

This example shows the direct proportion of drive current capability to speed. It also illustrates that for most devices, C_{DG} will have the greatest effect on switching speed and that C_{GS} is important only in estimating turn on and turn off delays.

Aside from rather unique drive requirements, a FET is very similar to a bipolar transistor. Today's 400 V FET's compete with bipolar transistors in many switching applications. They are faster and easier to drive, but do cost more and have higher saturation, or more precisely, on voltages. The performance or efficiency tradeoffs are best analyzed using Figure 11-6. Here, typical power losses for 5.0 A switching transistors versus frequency are shown. The FET and bipolar losses were calculated at $T_J = 100^{\circ}\text{C}$ rather than 25°C because on resistance and switching times are highest here, and 100°C is typical of many applications. These curves are asymptotes of the actual device performance, but are useful in establishing the "break point" of various devices, which is the point where




Figure 11-6. Typical Switching Losses at 5.0 A and T_J = 100°C

saturation and switching losses are equal. Since this is as low as 10 kHz for some bipolars, it is possible that a FET even with high on voltages can be competitive efficiency-wise at 20 kHz. The faster Switchmode II and III bipolar products fall somewhere between the curves shown and therefore are more competitive with FET's at the higher operating frequencies.

C. RECTIFIERS

Once components for the inverter section of a switcher have been chosen, it is time to determine how to get power into and out of this section. This is where the all important rectifier comes into play. The input rectifier is generally a bridge that operates off the ac line and into a capacitive filter. For the output section, most designers use Schottkys for efficient rectification of the low voltage, 5.0 V output windings, and for the higher voltage (12 to 15 V) outputs, the more economical fast recovery diodes are used. A guide to Motorola's rectifier products is given in Appendix B. Here devices that would normally be used in switchers from 10 to 2000 watts are listed next to circuits in which they would generally be used.

For the process of choosing an input rectifier, it is useful to visualize the circuit shown in Figure 11-7. To reduce cost, most earlier approaches of using choke input filters, soft start relays (Triacs), or SCR's to bypass a large limiting resistor have been abandoned in favor of using small limiting resistors or NTC thermistors, and a large bridge. The bridge must be able to withstand the surge currents that exist from repetitive starts at peak line. The procedure for finding the right component and checking its fit is as follows:

- 1. Choose a rectifier with 2 to 5 times the average I_O required.
- 2. Estimate the peak surge current (I_p) and time (t) using:

$$I_{p} = \frac{1.4V_{in}}{R_{S}} \qquad t = R_{S}C$$

Where V_{in} is The RMS input voltage The helphales show assess

 R_S = the total limiting resistance, and

C =the filter capacitance




Figure 11-7. Choosing Input Rectifiers

- 3. Compare this current pulse to the sub cycle surge current rating (I_S) of the diode itself. If the curve of I_S versus time is not given on the data sheet, the approximate value for I_S at a particular pulse width (t) may be calculated knowing:
 - I_{FSM} the single cycle (8.3 ms) surge current rating.
- $I^2 \sqrt{t} = K$ which applies when the thermal response, r(t), is proportional to \sqrt{t} (for t < 8.3 ms). This gives:

(t is in milliseconds)

$$I_s^2 \sqrt{t} = I_{FSM}^2 \sqrt{8.3 \text{ ms}}$$
 or both solutions of $I_s^2 \sqrt{t} = I_{FSM}^2 \sqrt{8.3 \text{ ms}}$ or $I_s^2 \sqrt{8.3 \text{ ms}}$

4. If $I_S < I_P$, consider either increasing the limiting resistor (R_S) or utilizing a larger diode.

In the output section where high frequency rectifiers are needed, there are several types available to the designer. In addition to the Schottky (SBR) and fast recovery (FR), there is also an ultra fast recovery (UFR) which fills the gap between the 50 V Schottky and the 600 V fast recovery lines. Comparative performance and cost data for devices with similar current ratings is shown in Table 11-4. The obvious point here is that lower forward voltage improves efficiency and faster recovery times reduces turn-on losses in the switching transistors, but the tradeoff is higher cost. As stated earlier, Schottkys are generally used for 5.0 V outputs and fast recovery devices for ≥12 V outputs. The ultra fast is competing primarily with the Schottky in those applications where cost is more important than efficiency. Of these devices, only the Schottky may need special handling. Ten years ago Schottkys were very fragile and could fail short from either excessive dv/dt (1.0 to 5.0 volts per nano-second) or reverse avalanche. Present day devices, however, all have something similar to Motorola's "guard ring" and internal zener, which minimizes these earlier problems and reduces the need for RC snubbers and other external protective networks.

TABLE 11-4
Output Rectifier
Type Comparisons

	.,,,,	parioonio	
	SBR	UFR	FR
VF	0.5-0.6	0.9–1.0	1.2–1.4
t _{rr}	10 ns	25 ns	150 ns
t _{rr} FORM	"SOFT"	"ABRUPT"	"EITHER"
VR	30–50 V	50–150 V	50-600 V

NOTES: 1. Low VF improves efficiency

2. Low trr reduces transistor switching losses

3. Soft (verses abrupt) recovery reduces noise

D. CAPACITORS AND FILTERS

In today's 20 kHz switchers, aluminum electrolytics are still predominate. The good news is that most have been characterized, improved, and cost reduced for this application. The input filter requires a voltage rating that depends on the peak line voltage; i.e., 400 to 450 V for a 220 Vac switcher. If voltage is increased beyond this point, the capacitor will begin to act like a zener and be thermally destroyed from high leakage currents if the rating is exceeded for enough time. When filter capacitors are placed in series across the rectified line, as in a doubler circuit, voltage sharing can be a problem. Here extra voltage capability may be needed to make up for the imbalances caused by different values of capacitance and leakage current. A bleeder resistor is normally used here not only for safety but to mask the differences in leakage current. The RMS current rating is also an important consideration for input capacitors and is an example of improvements offered by today's manufacturers. Earlier "lytics" usually lacked this rating and often overheated. Large capacitors that were not needed for performance were used just to reduce this heating. However, today's devices, like the swedged variety from Mepco-Electra offer lower thermal resistance, improved connection to the foil and good RMS ratings. A partial list of manufacturers that supply both high voltage input and the lower voltage output capacitors for switchers is shown in Table 11-5. Most of the companies offer not only the standard 85°C components, but devices with up to 125°C ratings, which are required because of the high ambient temperatures (55 to 85°C) in which switchers must operate, many times without the benefit of fans.

TABLE 11-5

Partial List of Capacitor Companies

Company (U.S.)	Location Das attigute V 0.2 to be
Sprague	North Adams, MA
Mepco/Electra	Columbia, SC
Cornell-Dublier	Sanford, NC
Sangamo	Pickens, SC
Mallory	Indianapolis, IN

For output capacitors the buzz word is low ESR (equivalent series resistance). It turns out that for most capacitors even in the so-called "low ESR" series, the output ripple depends more on this resistance than on the capacitor value itself. Although typical and maximum ESR ratings are now available on most capacitors designed for switchers, the lead inductance generally is not specified except for the ultra-high frequency four-terminal capacitors from some vendors. This parameter is responsible for the relatively high switching spikes that appear at the output. However, at present, most designers find it less costly and more effective to add a high frequency noise filter rather than use a relatively expensive capacitor with low equivalent series inductance (ESL).

High frequency noise or spike filters are made using small powdered iron toroids (1/2 to 1" OD) with distributed windings to minimize interwinding capacitance. The output is bypassed using a small 0.1 µF ceramic or a 10 to 50 μF tantalum or both. Larger powered iron toroids are often used in the main LC output filter, although the higher permeability ferrite C and E cores with relatively large gaps can also be used. Calculations for the size of this component should take into account the minimum load so that the choke will not run "dry" as stated earlier.

E. CONTROL CIRCUITS

Ten years ago, discrete control circuits were in use and very few IC's could be found. Since that time, various semiconductor companies recognized the designer's needs for a dedicated control IC. Now a variety of these circuits are on the market and widely used. They provide the designer with a cost incentive over the discrete, or a simpler control circuit, or both. Internally, most of these resemble the functional configuration shown in Figure 11-8. The basic regulating function is performed in the pulse width modulator (PWM) section. Here, the dc feedback signal is compared to a fixed frequency sawtooth (or triangular) waveform. The result is a variable duty cycle pulse train which, with suitable buffer or interface circuits, can be used to drive the power switching transistor(s). Some IC's provide only a single output while others provide the phase splitter shown to alternately pulse two output channels. In this latter case, provisions are usually made either internally or by wire "OR"-ing the outputs to convert the dual output to a single output channel. Additionally, most IC's provide the error amplifier section shown as a means to process, compare and amplify the feedback signal.

TABLE 11-6 ner of these fee fee 11-6 Desirable Features of Switchmode Control IC's

- PROGRAMMABLE (TO 500 kHz) FIXED FREQUENCY OSCILLATOR
- LINEAR PWM SECTION WITH DUTY CYCLE FROM 0 TO 100 %
- ON BOARD ERROR AMPLIFIERS
- ON BOARD REFERENCE REGULATOR
- ADJUSTABLE DEAD TIME
- UNDERVOLTAGE (LOW V_{CC}) INHIBIT
 GOOD OUTPUT DRIVE (100 TO 200 mA)
- OPTION OF SINGLE OR DUAL CHANNEL OUTPUT
- UN-COMMITTED OUTPUT COLLECTOR AND EMITTER OR TOTEM POLE DRIVE CONFIGURATION
- SOFT START
- CURRENT LIMITING WITH "HICCUP MODE" AS BACKUP
- SYNC CAPABILITY




Figure 11-8. Basic Pulse Width Modulator Control IC

Features required by a control IC vary to some extent because of the particular needs of a designer and on the circuit topology chosen. However, most of today's current generation IC's have evolved with the capabilities or features listed in Table 11-6. It is primarily the cost differences in these parts that determines whether all or only part of these features will be incorporated. Most of these are evident to the designer who has already started comparing data sheets. A selector guide of control IC's available from Motorola is shown in Table 17-4 on page 160.

Because low cost and second sources are important, parts like the TL494 (available from Motorola) have already captured a large share of the market. New products such as the SG1525A/27A and SG1526 are quickly gaining popularity. These devices offer additional features like totem pole outputs and digital current limiting and are available from Motorola.

To satisfy the need for a low cost control IC for low power (20 to 100 W) applications, Motorola has introduced a single channel Control IC known as the MC34060.





Figure 11-9. Control Circuit Topologies

When it is necessary to drive two or more power transistors, drive transformers are a practical interface element and are driven by the conventional dual channel IC just discussed (Figure 11-9A). In the case of a single transistor converter, however, it is usually more cost effective to directly drive the transistor from the IC (Figure 11-9B). In this situation, an opto coupler is commonly used to couple the feedback signal from the output back to the control IC. And the error amplifier in this case is nothing more than an op amp, and reference such as the TL431 from Motorola.



Flaure 11-9, Control Circuit Topologies

When it is necessary to drive two or more power transistors, drive transformers are a practical interface element and are driven by the conventional dual channel IC just discussed (Figure 11-9A). In the case of a single transistor converter, however, it is usually more cost effective to directly drive the transistor from the IC (Figure 11-9B). In this situation, an opto coupler is commonly used to couple the feedback signal from the output back to the control IC. And the error amplifier in this case is nothing more than an op amp, and reference such as the TL431 from Motorola.

SECTION 12

THE FUTURE FOR SWITCHING REGULATORS

The future offers a lot of growth potential for switchers in general — and low power switchers (50–200 watts) in particular. The latter are responding to the growth in microprocessor-based equipment, as well as computer peripherals. Today's topologies have already been challenged by the sine wave inverter, which reduces noise and improves transistor reliability, but results in a cost penalty. Also, a trend has begun toward higher switching frequencies to further reduce size and cost. The latest bipolar transistor can operate efficiently up to 100 kHz, and the FET seems destined to own the 200 to 500 kHz range.

The growth pattern predicted at this time can possibly be impacted by noise problems. Originally governed only by MIL specs and the VDE in Europe, the FCC (effective October 1981) has released a set of specifications that apply to electronic systems which often include switchers (see FCC Class A in Figure 12-1). It seems probable, however, that system engineers or power supply designers will be able to add the necessary line filters and EMI shields without adding a significant cost.





Figure 12-1. Noise Limits

The most optimistic note concerning switchers is in the components area. Switching power supply components have actually evolved from components used in similar applications. And it is very likely that newer and more mature products specifically for switchers will continue to appear over the next several years. The ultimate effect of this evolution will be to further simplify and cost reduce these designs. Because the designer and component manufacturer must work as a team to bring this about, companies like Motorola that are looking to the future will continue a dialogue with designers to keep abreast with their current and future product needs.

Today's topologies have already been challenged by the sine wave inverter, which educes noise and improves transistor reliability, but results in a cost penalty. Also, a trend has begun toward higher switching frequencies to further reduce size and cost. The latest bipolar transistor can operate efficiently up to 100 kHz, and the FET seems destined to own the 200 to 500 kHz range.

The growth pattern predicted at this time can possibly be impacted by noise moblems. Originally governed only by MIL specs and the VDE in Europe, the FCC (effective October 1981) has released a set of specifications that apply to electronic systems which often include switchers (see FCC Class A in Figure Septems probable, however, that system engineers or power supply designers will be able to add the necessary line filters and EMI shields without adding a significant cost.



SECTION 13 SWITCHING REGULATOR DESIGN EXAMPLES

Three switching regulator power supply designs are covered in this section. Part A describes a 400 W half bridge and a 1000 W full bridge configuration in which the TL494 control I.C. is utilized. Part B describes a 60 W flyback regulator where a MC34060 control I.C. is used. All three design examples are off-line supplies which can operate from either 115 or 230 Vac.

A. A SIMPLIFIED POWER-SUPPLY DESIGN USING THE TL494 CONTROL CIRCUIT

The TL494 is a fixed-frequency pulse width modulation control circuit, incorporating the primary building blocks required for the control of a switching power supply. (See Figure 13-1.) An internal-linear sawtooth oscillator is frequency-programmable by two external components, R_T and C_T . The oscillator frequency is determined by:

$$f_{\rm osc} \cong \frac{1.1}{R_{\rm T}C_{\rm T}}$$

Output pulse width modulation is accomplished by comparison of the positive sawtooth waveform across capacitor C_T to either of two control signals. The NOR




Figure 13-1. TL494 Block Diagram




Figure 13-2. TL494 Timing Diagram

gates, which drive output transistors Q1 and Q2, are enabled only when the flip-flop clock-input line is in its low state. This happens only during that portion of time when the sawtooth voltage is greater than the control signals. Therefore, an increase in control-signal amplitude causes a corresponding linear decrease of output pulse width. (Refer to the timing diagram shown in Figure 13-2.)

The control signals are external inputs that can be fed into the dead-time control (Figure 13-1, Pin 4), the error amplifier inputs (pins 1, 2, 15, 16), or the feedback input (Pin 3). The dead-time control comparator has an effective 120 mV input offset which limits the minimum output dead time to approximately the first 4% of the sawtooth-cycle time. This would result in a maximum duty cycle of 96% with the output mode control (Pin 13) grounded, and 48% with it connected to the reference line. Additional dead time may be imposed on the output by setting the dead time-control input to a fixed voltage, ranging between 0 to 3.3 V.

The pulse width modulator comparator provides a means for the error amplifiers to adjust the output pulse width from the maximum percent on-time, established by the dead time control input, down to zero, as the voltage at the feedback pin varies from 0.5 to 3.5 V. Both error amplifiers have a common-mode input range from -0.3 V to $(V_{CC}-2.0$ V), and may be used to sense power-supply output voltage and current. The error-amplifier outputs are active high and are ORed together at the non-inverting input of the pulse-width modulator comparator. With this configuration, the amplifier that demands minimum output on time, dominates control of the loop.

When capacitor C_T is discharged, a positive pulse is generated on the output of the dead-time comparator, which clocks the pulse-steering flip-flop and inhibits the output transistors, Q1 and Q2. With the output-mode control connected to

the reference line, the pulse-steering flip-flop directs the modulated pulses to each of the two output transistors alternately for push-pull operation. The output frequency is equal to half that of the oscillator. Output drive can also be taken from Q1 or Q2, when single-ended operation with a maximum on time of less than 50% is required. This is desirable when the output transformer has a ringback winding with a catch diode used for snubbing. When higher output drive currents are required for single-ended operation, Q1 and Q2 may be connected in parallel, and the output mode control pin must be tied to ground to disable the flip-flop. The output frequency will now be equal to that of the oscillator.

The TL494 has an internal 5.0 V reference capable of sourcing up to 10 mA of load currents for external bias circuits. The reference has an accuracy of $\pm 5\%$ over an operating temperature range of 0 to 70°C.

Application of The TL494 in a 400 W and 1000 Watt Off-Line Power Supply

A 5 V, 80 A line operated 25 kHz switching power supply, designed around the TL494, is shown in Figure 13-3, and the performance data is shown in Table 13-1. The explanation of each section of the power supply, which follows, applies not only to this model but to the higher power (12 V, 84 A) model shown in Figure 13-4, as well. In comparing the two, note that the 400-watt design is a half-bridge, while the 1,000 watt is a full bridge. The 1,000 watt power supply components switching transistors, transformers, and output rectifiers have been beefed up.

1. AC Input Section

The operating ac line voltage is selectable for a nominal of 115 or 230 volts by moving the jumper links to their appropriate positions. The input circuit is a full wave voltage doubler when connected for 115 Vac operation with both halves of the bridge connected in parallel for added line surge capability. When connected for 230 Vac operation, the input circuit forms a standard full wave bridge.

The line voltage tolerance for proper operation is -10, +20% of nominal. The ac line inrush current, during power-up, is limited by resistor R1. It is shorted out of the circuit by triac Q1, only after capacitors C1 and C2 are fully charged, and the high frequency output transformer T1, commences operation.

2. Power Section

The high frequency output transformer is driven in a half-bridge configuration by transistors Q3 and Q5. Each transistor is protected from inductive turn-off voltage transients by an R-C snubber and a fast recovery clamp rectifier. Transistors Q2 and Q4 provide turn-off drive to Q3 and Q5, respectively. In order to describe the operation of Q2, consider that Q6 and Q3 are turned on. Energy is coupled from the primary to the secondary of T3, forward biasing the base-emitter of Q3, and charging C3 through CR1. Resistor R3 provides a dc path for the 'on' drive after C3 is fully charged. Note that the emitter-base of Q2 is reverse biased during this time. Turn-off drive to Q3 commences during the dead-time period, when both Q6 and Q7 are off. During this time, capacitor C3 will forward bias the base-emitter of Q2 through R3 and R2 causing it to turn-on. The base-emitter of Q3 will now be reverse biased by the charge stored in C3 coupled through the collector-emitter of Q2.

TABLE 13-1

400 Watt Switcher Performance Data

Test	Con	in mades CO so	
	Input	Output	Results
Line Regulation	103.5 to 138 VAC	5 volts and 80 amps	8 mV 0.16%
Load Regulation	115 VAC	5 volts, 0 to 80 amps	20 mV 0.4%
Output Ripple	115 VAC	5 volts and 80 amps	P.A.R.D. 50 mV P-P
Efficiency	115 VAC	5 volts and 80 amps	73%
Line Inrush Current	115 VAC	5 volts and 80 amps	24 amps peak

3. Output Section

The ac voltage present at the secondaries of T1 is rectified by four MBR6035 Schottky devices connected in a full wave center tapped configuration. Each device is protected from excessive switching voltage spikes by an R-C snubber, and output current sharing is aided by having separate secondary windings. Output current limit protection is achieved by incorporating a current sense transformer T4. The out-of-phase secondary halves of T1 are cross connected through the core of T4, forming a 1-turn primary. The 50 kHz output is filtered by inductor L1, and capacitor C4. Resistor R4 is used to guarantee that the power supply will have a minimum output load current of 1.0 ampere. This prevents the output transistors Q3 and/or Q5 from cycle skipping, as the required on-time to maintain regulation into an open circuit load is less than that of the devices' storage time. Transformer T5 is used to reduce output switching spikes by providing common mode noise rejection, and its use is optional.

The MC3423, U1, is used to sense an overvoltage condition at the output, and will trigger the crowbar S.C.R., Q8. The trip voltage is centered at 6.4 V with a programmed delay of 40 μ s. In the event that a fault condition has caused the crowbar to fire, a signal is sent to the control section via jumper 'A' or 'B.' This signal is needed to shut down the output, which will prevent the crowbar S.C.R. from destruction due to over dissipation. Automatic over voltage reset is achieved by connecting jumper 'A.' The control section will cycle the power supply output every 2 seconds until the fault has cleared. If jumper 'B' is connected, S.C.R. Q12 will inhibit the output until the ac line is disconnected.

4. Low Voltage Supply Section at application and accompany of the section at applications and accompany of the section at application and accompany of the section at application at appli

A low current internal power supply is used to keep the control circuitry active and independent from external loading of the output section. Transformer T2, Q9 and CR2 form a simple 14.3 V series pass regulator.

5. Control Section blyon ES notates 9 190 depond ED gaigrado bas 160 to

The TL494 provides the pulse-width modulation control for the power supply. The minimum output dead-time is set to approximately 4% by grounding Pin 4 through R5. The soft start is controlled by C5 and R5. Transistor Q11 is used to discharge C5 and to inhibit the operation of the power supply if a low ac line voltage condition is sensed indirectly by Q10, or the output inhibit line is grounded.




Figure 13-3. 400 Watt SWITCHMODE Power Supply




Figure 13-4. 1000 Watt SWITCHMODE Power Supply

Error amplifiers 1 and 2 are used for output voltage and current-level sensing, respectively. The inverting inputs of both amplifiers are connected together to a 2.5 V reference derived from Pin 14. By connecting the two inputs together, only one R-C feedback network is needed to set the voltage gain and roll-off characteristics for both amplifiers. Remote output voltage sensing capability is provided, and the supply will compensate for a combined total of 0.5 V drop in the power busses to the load. The secondary of the output current sense transformer T4, is terminated into 36 Ω and peak detected by BR1 and C6. The current limit adjust is set for a maximum output current of 85 amperes.

The oscillator frequency is set to 50 kHz by the timing components R_T and C_T . This results in a 25 kHz two phase output drive signal, when the output mode (Pin 13) is connected to the reference output (Pin 14).

TABLE 13-2

Transformer Data for 400 Watt SWITCHMODE Power Supply

T1	Core:	Ferroxcube EC 70-3C8, 0.002"			
	Bobbin: Windings:	gap in each leg. Ferroxcube 70 PTB. Primary (Q3, Q5):	50 turns total, #17 AWG Split wound about secondary.		
	,qante H ₄ 0.8	Primary (Q1): Secondary, 4 each: Shield, 2 each:	4 turns, #17 AWG. 3 turns, #14 AWG Quad Filar wound. Made from soft allow copper 0.002" thick		
T2	Core:	Allegheny Ludlum El-75-M6,			
	Bobbin: Windings:	29 gauge. Bobbin Cosmo El75. Primary, 2 each: Secondary:	1000 turns, #36 AWG. 200 turns, #24 AWG.		
ТЗ	Core: Windings:	Ferroxcube 846T250-3C8. Primary, 2 each: Secondary, 4 each:	30 turns, #30 AWG Bifilar wound. 12 turns, #20 AWG Bifilar wound.		
T4	Core: Windings:	Magnetics Inc. 55059-A2 Primary, 2 each: Secondary:	1 turn, #14 AWG Quad Filar wound. Taken from secondary to T1. 500 turns, #30 AWG.		
	or blocks	5-5, a single 2N6545 transis	In the power stage of Figure 1		
T5	Core: Windings:	Magnetics Inc. 55071-A2 Primary: Secondary:	4 turns, #16 AWG Hex Filar wound. 4 turns, #16 AWG Hex Filar wound.		
L1 dua	Core: Winding:	TDK H7C2DR56 x 35 5 turns, soft alloy copper strap, 0.9" wide x 0.020" thick, 6.0 μH.	garding this Flyback design. Sandwiching The Windings The flyback transformer uses at one. It has a 40 : I turns ratio a		

Transformer Data for 1,000 Watt Switching Power Supply

T1	Core:	Ferroxcube EC70-3C8, 0.002" gap in each leg.	ne R-C feedback network is needs steel stick for both amplifiers. Remo-		
d) i	Bobbin:	Ferroxcube 70 PTB.	ded, and the supply will compense		
onn	Windings:	Primary (Q3, Q5):	44 turns total, #18 AWG Bifilar Split wound about secondary.		
mi	ie current	Primary (Q1):	3 turns, #18 AWG.		
na:	onents R ₁	Secondary, 4 each: Shield, 2 each:	4 turns, #16 AWG Septe Filar wound. Made from soft alloy copper 0.002" thick.		
T2	Core:	Allegheny Ludlum El-75-M6,	 This results in a 25 kHz two phase in 13) is connected to the reference 		
	Bobbin:	29 gauge. Bobbin Cosmo El75.			
	Windings: Primary, 2 each: Secondary:		1000 turns, #36 AWG. 200 turns, #24 AWG.		
ТЗ	Core:	Ferroxcube 846 T250-3C8.	AT .		
	Windings:	Primary, 2 each: Secondary, 4 each:	30 turns, #30 AWG Bifilar wound. 12 turns, #20 AWG Bifilar wound.		
		1900.	Ti Core: Ferroxcuba EC 70-908, 0 gap in each leg.		
T4	Core: Windings:	Magnetics Inc. 55071-A2 Primary, 2 each:	1 turn, #14 AWG Quad Filar wound. Taken from secondary to T1.		
		Secondary:	500 turns, #30 AWG.		
L1	Core: Winding:	TDK H7C2 DR 56 x 35	5 turns, soft alloy copper strap, 0.9" wide x 0.020" thick, 6.0 μH		
			2 Core: Allegheny Ludium El-75-M		

B. 60-WATT FLYBACK SWITCHING POWER SUPPLY DESIGN

The flyback-regulator circuit (Figures 13-5 and 13-6) with a single drive transistor needs only a few main parts:

A unique flyback transformer

A single control IC (MC34060)

A fast-switching high-voltage transistor

Single output filters in each of the four outputs

The flyback base-drive circuit

AC-line input voltage doublers.

In the power stage of Figure 13-5, a single 2N6545 transistor blocks 800 V and switches 1.0 A in 40 ns. The control section utilizes a low cost MC34060 Pulse Width Modulator control IC to minimize parts count.

The following paragraphs provide useful information and performance results regarding this Flyback design.

1. Sandwiching The Windings

The flyback transformer uses an EC-41 ferrite core made by the Ferroxcube Corp. It has a 40:1 turns ratio and is wound by a sandwich technique that improves the coupling between its primary and secondary windings.




Figure 13-5. Flyback Power Stage Provides Output Voltages of +5, -5, +12 and -12 V




Figure 13-6. The Power Supply's Control Functions Are Obtained from The MC34060

The primary winding consists of four split windings in series with each other. The four windings of the secondary alternate in a sandwich construction with the four primary windings. Total core gap is 100 mils, and primary-winding inductance is 4.5 millinenries at 2.5 amperes. Transformer performance can be gauged from the fact that although the output current ratings for the secondary transformer windings are specified as 5.0, 1.5, and 0.5 A for 5.0 \pm 12, and -5.0 V, respectively, actual respective current values are 8, 3, and 4 A (Figure 13-7). The flyback transformer can be hand-wound over an EC-41 ferrite core obtainable from Ferroxcube Corp. The four secondary windings alternate in a sandwich construction with four split primary windings that are connected in series with each other. All of the power-supply control functions reside in the MC34060 pulse width modulation control I.C. It includes a 20-kilohertz oscillator, a dead-time adjustment (50% maximum) for preventing transformer saturation, two error amplifiers to process both current and voltage feedback signals, and an output stage that produces 200 milliampere pulses to drive the power transistor. An undervoltage-inhibiting circuit is added externally to the control IC. Consisting of two transistors and a zener diode, it inhibits output pulses when the drive voltage is less than 10 V.

For fast switching, a Motorola type 2N6545 transistor is used. It is capable of switching 2.0 A in just 40 nanoseconds and can block up to 800 V under worst-case conditions. Because of the transistor's high speed, losses due to the snubber (the RC network in the collector circuit) are low — typically 2.0 W, or less than 2% of the total delivered power. Output Transistor current and voltage waveforms, along with load lines, are shown in Figures 13-8 and 13-9.

Each of the four output stages employs one filter capacitor and one diode. The capacitors (series 301 from Sangamo, 3428 from Mepco/Electra, or UPT from Cornell-Dubilier), exhibit low equivalent series resistance, typically 10 to 100 milliohms. Noise spikes are reduced dramatically (by as much as a factor of four) by the addition of a ferrite bead and ceramic capacitor across each of the output filter capacitors. Ripple test data for various types of capacitors is shown in Table 13-4.

TABLE 13-4. Ripple Test Data for Various Capacitors

Output	Test	Sangamo 301	Mepco/Electra 3428	CDE UPT	Mallory VPR	Sprague 432D
	Capacitance/volts	5,100 μF, 12 V	800 μF, 7.5 V	5,000 μF, 12 V	5,300 μF, 20 V	5,600 μF, 10 V
+5.0 V	Ripple (P-P)	200 mV	360 mV	170 mV	250 mV	200 mV
	Spikes (P-P)	660 mV	640 mV	980 mV	880 mV	580 mV
	Capacitance/volts	1,200 μF, 20 V	1,400 μF, 20 V	1,000 μF, 20 V	1,200 μF, 12 V	1,200 μF, 20 \
+12 V	Ripple	210 mV	260 mV	200 mV	200 mV	n.a.
	Spikes	740 mV	1,100 mV	1,800 mV	1,440 mV	n.a. 6
	Capacitance/volts	470 μF, 12 V	2,100 μF, 10 V	680 μF, 12 V	1,200 μF, 12 V	560 μF, 40 V
-5.0 V	Ripple	160 mV	160 mV	180 mV	140 mV	180 mV
	Spikes	540 mV	1,300 mV	680 mV	360 mV	440 mV




Figure 13-7. Flyback Transformer

The use of a flyback transformer for base drive greatly simplifies the drive circuit. Besides the transformer, only three other components are employed: a drive transistor capable of handling 2.0 A, a resistor, and a diode. The flyback transformer turns on the transistor with a 5.0 V drive pulse while simultaneously storing the energy from the 2.0 A current drawn by the transistor. This stored energy becomes the reverse bias drive when the pulse from the transformer is terminated. The reverse bias drive removes stored charge quickly — within 2 μs — and then causes the transistor's base to avalanche for the short while it takes to reset the transformer. Typically, if the transistor is initially turned on for 20 μs with a 5.0 V pulse, a 10 μs 10 V pulse is needed to reset if after it has been turned off.

At the ac line input, two axial-lead 310 μ F, 200 V capacitors (Mepco/Electra series 84F) are connected in series with each other across the bridge rectifier output, thus acting as a voltage doubler when operating from 120 Vac line. A nominal 320 V bus is thus provided across the transformer's primary winding, regardless of whether it operates from a 120 Vac or a 220 Vac line input.

2. Advantages of Flyback — One of the most popular low wattage switching-regulator power supply circuits is the forward converter. The transformer, having only a 15: 1 ratio of primary to secondary turns, is simpler than the flyback type approach, but requires four expensive filtering chokes. In addition, the secondary windings are unregulated, so output voltages vary with line and load variations more than they do in the case of a flyback transformer.

A flyback regulator with a control IC isolated from the primary side has a number of advantages. Feedback signals can be coupled directly to the transformer. Also, current-limiting protection on any or all of the output windings is simplified. Since the control IC has an extra amplifier, the addition of a sense resistor and simple divider network to the high-current 5.0 V output makes it easy to protect that output against short circuits (Figure 13-10). The addition of three more similar networks and a quad operational amplifier makes it a simple matter to protect all four outputs against short circuits.

This approach breaks with convention. Other switching-regulator schemes place the control IC at the primary side of the transformer, where the transistor emitter current is sensed for overcurrent protection. Optocouplers then have to be inserted in the feedback loop for proper isolation. Moreover, optocouplers drift over temperature.

3. Final Results — The output power stage can be checked out by using a pulse generator to energize the drive transistor and transformer; and subsequently, to calculate the snubber values. To improve coupling and reduce the 13 to 14 V nominal output to 12 V, the 5.0 V secondary winding can be increased from an initial five turns to six.

Adding control logic involves designing the base drive transformer and finding values for the feedback network that will provide optimum performance without creating instability. An operational amplifier gain of 20 with a rolloff at 160 Hz is sufficient. A dead-time limit of 50% keeps the drive transformer from saturation without interfering with low-line-voltage performance. An undervoltage-inhibiting circuit keeps the control circuit disabled at voltages under 10 V to prevent output pulses from occurring before sufficient drive is available to the output stage.




Figure 13-8. 2N6545 Current and Voltage Wave Forms




Figure 13-9. 2N6545 Load Line

Despite the power supply's low parts count and simplicity of design, it has an impressive level of performance. For a nominal input of 120 Vac, it maintains regulation over an input range of 90 to 140 Vac and load range of 2:1 (half load to full load). For example, line and load regulation for the 5.0 V output are 2.5% and 1%, respectively. At an input of 90 Vac, full-load output voltages are 4.848, -4.930, -12.78 and 12.68 V, respectively, for the 5.0, -5.0, -12 and 12 V outputs. At 120 Vac, full-load output voltages are 5.001, -4.977, -12.98 and 12.94 V. At 140 Vac, full-load voltages are 5.983, -5.061, -13.16 and 13.10 V.

Half-load regulation is equally impressive. At a 90 Vac input, output voltages are 5.040, -5.075, -13.13 and 13.07 V. At a 120-V input, they are 5.098, -5.162, -13.30 and 13.20 V. At a 140-V input, they are 5.114, -5.191, -13.35, and 13.28 V.

Should it become necessary to work over a wider load range, such as from full to no load, the power transformer would have to be redesigned to protect the drive transistor from load dump conditions. This can be done by increasing the transformer's core size from the present EC-41 to EC-52 and by adding a primary bifilar winding coupled through a diode to the dc bus.

The power supply is also very efficient. At 120 Vac in and a full-load condition, its efficiency was an impressive 80%. The only noticeable heat rise is in the small components like the snubber resistor and Schottky diode. All other components remain cool to the touch.




Figure 13-10. Current Limiting with the MC34060

Despite the power supply's low parts count and simplicity of design, it has an impressive level of performance. For a nominal input of 120 Vac, it maintains regulation over an input range of 90 to 140 Vac and load range of 2: I (half load to full load). For example, line and load regulation for the 5:0 V output are 2:5% and 156, respectively. At an input of 90 Vac, full-load output voltages are 4:848, -4,930, -12.78 and 12.68 V, respectively, for the 5:0, -5:0, -12 and 12 V outputs. At 120 Vac, full-load output voltages are 5:001, -4:977, -12:98 and 12:94 V. At 140 Vac, full-load voltages are 5:983, -5:061, -13:16 and 13:10

Half-load regulation is equally impressive. At a 90 Vac input, output voltages are 5.040, -5.075, -13.13 and 13.07 V. At a 120-V input, they are 5.098, -5.162, -13.30 and 13.20 V. At a 140-V input, they are 5.114, -5.191, -13.35, and 13.28 V.

Should it become necessary to work over a wider load range, such as from full to no load, the power transformer would have to be redesigned to protect the drive transistor from load dump conditions. This can be done by increasing the transformer's core size from the present EC-41 to EC-52 and by adding a primary birilar winding coupled through a diode to the de bus.

The power supply is also very efficient. At 120 Vac in and a full-load condition, its efficiency was an impressive 80%. The only noticeable heat rise is in the small components like the snubber resistor and Schottky diode. All other components remain cool to the touch.




Figure 13-16. Current Limiting with the MC34060

SECTION 14

POWER SUPPLY SUPERVISORY AND PROTECTION CONSIDERATIONS

The use of SCR crowbar overvoltage protection (OVP) circuits has been, for many years, a popular method of providing protection from accidental overvoltage stress for the load. In light of the recent advances in LSI circuitry, this technique has taken on added importance. It is not uncommon to have several hundred dollars worth of electronics supplied from a single low voltage supply. If this supply were to fail due to component failure or other accidental shorting of higher voltage supply busses to the low voltage bus, several hundred dollars worth of circuitry could literally go up in smoke. The small additional investment in protection circuitry can easily be justified in such applications.

A. THE CROWBAR TECHNIQUE

One of the simplest and most effective methods of obtaining overvoltage protection is to use a "crowbar" SCR placed across the equipment's dc power supply bus. As the name implies, the SCR is used much like a crowbar would be, to short the dc supply when an overvoltage condition is detected. Typical circuit configurations for this circuit are shown on Figure 14-1. This method is




Figure 14-1. Typical Crowbar OVP Circuit Configurations




Figure 14-2. Crowbar SCR Surge Current Waveform

very effective in eliminating the destructive overvoltage condition. However, the effectiveness is lost if the OVP circuitry is not reliable.

B. SCR CONSIDERATIONS

Referring to Figure 14-1, it can easily been seen that, when activated, the crowbar SCR is subjected to a large current surge from the filter and output capacitors. This large current surge, illustrated in Figure 14-2, can cause SCR failure or degradation by any one of three mechanisms: di/dt, peak surge current, or I²t. In many instances the designer must empirically determine the SCR and circuit elements which will result in reliable and effective OVP operation. To aid in the selection of devices for this application, Motorola has characterized several devices specifically for crowbar applications. A summary of these specifications and a selection guide for this application is shown in Table 14-1. This significantly reduces the amount of empirical testing that must be done by the designer. A good understanding of the factors that influence the SCR's di/dt and surge current capability will greatly simplify the total circuit design task.

TABLE 14-1 Crowbar SCRs

Device Type**	Peak Discharge Current*	di/dt*	
MCR67	300 A	75 A/μs	
MCR68	300 A	75 A/µs	
MCR69	750 A	100 A/µs	
MCR70	850 A	100 A/μs	
MCR71	1700 A	200 A/us	

^{*} tw = 1 µs, exponentially decaying

^{**} All devices available with 25, 50, and 100 V ratings

1. di/dt — As the gate region of the SCR is driven on, its area of conduction takes a finite amount of time to grow, starting as a very small region and gradually spreading. Since the anode current flows through this turned-on gate region, very high current densities can occur in the gate region if high anode currents appear quickly (di/dt). This can result in immediate destruction of the SCR or gradual degradation of its forward blocking voltage capabilities, depending upon the severity of the occasion.

The value of di/dt that an SCR can safely handle is influenced by its construction and the characteristics of the gate drive signal. A center-gate-fire SCR has more di/dt capability than a corner-gate-fire type, and heavily overdriving (3 to 5 times I_{GT}) the SCR gate with a fast (< 1 μ s) rise time signal will maximize its di/dt capability. A typical maximum di/dt in phase control SCRs of less than 50 A rms rating might be 200 A/ μ s, assuming a gate current of five times I_{GT} and < 1 μ s rise time. If having done this, a di/dt problem still exists, the designer can also decrease the di/dt of the current waveform by adding inductance in series with the SCR, as shown in Figure 14-3. Of course, this reduces the circuit's ability to rapidly reduce the dc bus voltage, and a tradeoff must be made between speedy voltage reduction and di/dt.

2. Surge Current — If the peak current and/or the duration of the surge is excessive, immediate destruction due to device overheating will result. The surge capability of the SCR is directly proportional to its die area. If the surge current cannot be reduced (by adding series resistance — see Figure 14-3) to a safe level which is consistent with the system's requirements for speedy bus voltage reduction, the designer must use a higher current SCR. This may result in the average current capability of the SCR exceeding the steady state current requirements imposed by the dc power supply.

(For additional information on SCRs in crowbar applications refer to "Characterizing the SCR for Crowbar Applications," Al Pshaenich, Motorola AN-789).




Figure 14-3. Circuit Elements Affecting SCR Surge & di/dt

C. THE SENSE AND DRIVE CIRCUIT

In order to maximize the crowbar SCR's di/dt capability, it should receive a fast rise time high-amplitude gate-drive signal. This must be one of the primary factors considered when selecting the sensing and drive circuitry. Also important is the sense circuitry's noise immunity.

Noise immunity can be a major factor in the selection of the sense circuitry employed. If the sensing circuit has low immunity and is operated in a noisy environment, nuisance tripping of the OVP circuit can occur on short localized noise spikes, which would not normally damage the load. This results in excessive system down time. There are several types of sense circuits presently being used in OVP applications. These can be classified into three types: zener, discrete, and "723."

1. The Zener Sense Circuit — Figure 14-4 shows the use of a zener to trigger the crowbar SCR. This method is NOT recommended since it provides very poor gate drive and greatly decreases the SCR's di/dt handling capability, especially since the SCR steals its own very necessary gate drive as it turns on. Additionally, this method does not allow the trip point to be adjusted except by zener replacement.




Figure 14-4. The Zener Sense Circuit

- 2. The Discrete Sense Circuit A technique which can provide adequate gate drive and an adjustable, low temperature coefficient trip point is shown in Figure 14-5. While overcoming the disadvantages of the zener sense circuit, this technique requires many components and is more costly. In addition, this method is not particularly noise immune and often suffers from nuisance tripping.
- 3. The "723" Sense Circuit By using an integrated circuit voltage regulator, such as the industry standard "723" type, a considerable reduction in component count can be achieved. This is illustrated in Figure 14-6. Unfortunately, this technique is not noise immune, and suffers an additional disadvantage in that it must be operated at voltages above 9.5 volts.




Figure 14-5. The Discrete Sense Circuit




Figure 14-6. The "723" Sense Circuit

4. The MC3423 — To fill the need for a low cost, low complexity method of implementing crowbar overvoltage protection which does not suffer the disadvantages of previous techniques, an IC has been developed for use as an OVP sense and drive circuit, the MC3423.

The MC3423 was designed to provide output currents of up to 300 mA with a 400 mA/µs rise time in order to maximize the di/dt capabilities of the crowbar SCR. In addition, its features include:

- 1. Operation off 4.5 V to 40 V supply voltages.
- 2. Adustable, low temperature coefficient trip point.
- 3. Adjustable minimum overvoltage duration before actuation to reduce nuisance tripping in noisy environments.
- 4. Remote activation input.
- 5. Indication output.
- **5. Block Diagram** The block diagram of the MC3423 is shown in Figure 14-7. It consists of a stable 2.6 V reference, two comparators and a high current output. This output, together with the indication output transistor, is activated either by a voltage greater than 2.6 V on Pin 3 or by a TTL/5 volt CMOS high logic level on the remote activation input, Pin 5.

The circuit also has a comparator-controlled current source which can be used in conjunction with and external timing capacitor to set a minimum overvoltage duration (0.5 μ s to 1.0 ms) before actuation occurs. This feature allows the OVP circuit to operate in noisy environments without nuisance tripping.




Figure 14-7. MC3423 Block Diagram

6. Basic Circuit Configuration — The basic circuit configuration of the MC3423 OVP is shown in Figure 14-8. In this circuit the voltage sensing inputs of both the internal amplifiers are tied together for sensing the overvoltage condition. The shortest possible propagation delay is thus obtained. The threshold or trip voltage at which the MC3423 will trigger and supply gate drive to the crowbar SCR, Q1, is determined by the selection of R1 and R2. Their values can be determined by the equations given in Figure 14-8 or by the graph shown in Figure 14-9. The switch, S1, shown in Figure 14-8 may be used to reset the SCR crowbar. Otherwise, the power supply, across which the SCR is connected, must be shut down to reset the crowbar. If a non current-limited supply is used a fuse or circuit breaker, F1, should be used to protect the SCR and/or the load.




Figure 14-8. MC3423 Basic Circuit Configuration

7. MC3423 Programmable Configuration — In many instances, MC3423 OVP will be used in a noisy environment. To prevent false tripping of the OVP circuit by noise which would not normally harm the load, MC3423 has a programmable delay feature. To implement this feature, the circuit configuration of Figure 14-10 is used.

Here a capacitor is connected from Pin 3 and Pin 4 to V_{EE} . The value of this capacitor determines the minimum duration of the overvoltage condition (t_D) which is necessary to trip the OVP. The value of C_D can be found from Figure 14-11. The circuit operates in the following manner: when V_{CC} rises above the trip point set by R1 and R2, the internal current source begins charging the capacitor, C_D , connected to pins 3 and 4. If the overvoltage condition remains present long enough for the capacitor voltage, V_{CD} to reach V_{ref} , the ouput is activated. If the overvoltage condition disappears before this occurs, the capacitor is discharged at a rate 10 times faster than the charging rate, resetting the timing feature until the next over-voltage condition occurs.




Figure 14-9. R1 versus Trip Voltage for The MC3423 OVP




Figure 14-10. MC3423 Configuration for Programmable Minimum Duration of Overvoltage Condition before Tripping

- 8. Indication Output An additional output for use as an indicator of OVP activation is provided by the MC3423. This output (Pin 6) is an open collector transistor which saturates when the MC3423 OVP is activated. It will remain in a saturated state until the SCR crowbar pulls the supply voltage, $V_{\rm CC}$, below 4.5 V as in Figure 14-10. This output can be used to clock an edge triggered flop-flop whose output inhibits or shuts down the power supply when the OVP trips. This reduces or eliminates the heatsinking requirements for the crowbar SCR.
- 9. Remote Activation Input Another feature of the MC3423 is its Remote Activation Input, Pin 5. If the voltage on this CMOS/TTL compatible input is held below 0.7 V, the MC3423 operates normally. However, if it is raised to a voltage above 2.0 V, the OVP output is activated independent of whether or not an overvoltage condition is present.

This feature can be used to accomplish an orderly and sequenced shutdown of system power supplies during a system fault condition. In addition, the Indication Output of one MC3423 can be used to activate another MC3423, if a single transistor inverter is used to interface the former's Indication Output to the latter's Remote Activation Input.

D. THE MC3424

In addition to the MC3423 a second IC, the MC3424, has been developed for overvoltage protection and power supply supervision. Similar in many respects to the MC3423, the MC3424 may also be programmed for under voltage detection




Figure 14-11. Cp versus Minimum Overvoltage Duration, tp for The MC3423 OVP

or line loss monitoring. With a few passive components the MC3424 is able to perform all of the monitoring required for a power supply.

The block diagram of the MC3424 is shown in Figure 14-12. Notice that both inputs to the two sensing comparators (C1+, C1-, C2+, and C2-) are pinned out to provide additional flexibility. In addition the "-" inputs to the comparators are tied to controlled current sinks which may be used to provide hysteresis in the sensing function. The hysteresis voltage (V_H) at the comparator input can be calculated using the equation:

$$V_H = R_H I_H$$

Where R_H = equivalent resistance

I_H = comparator hysteresis current

If hysteresis is not required, it can be eliminated by making the equivalent resistance in series with the C- input (R_H) equal to zero or by configuring the device such that the quiescent operating point for the C- input is below 1.2 volts.

Both channels of the MC3424 may be operated independently, and both have high current drive outputs and open collector indicator outputs.




Figure 14-12. MC3424/MC3524 Block Diagram

1. Dual Overvoltage Protection — The circuit shown in Figure 14-13 uses the MC3424 to provide overvoltage sensing for a split supply. In this application the MC3424 is powered from the positive supply but senses both the positive and negative supplies, and will crowbar both supplies if a overvoltage condition is detected on either of the supplies.

To cause the MC3424 to crowbar both supplies, the indicator outputs from each half of the device are connected to the remote activation inputs of the other half of the device. With this arrangement, if either side of the device detects an overvoltage condition it will cause one of the SCRs to crowbar, and at the same time, activate the other half of the circuit, which will in turn cause the second SCR to crowbar.

If more than two supplies were to be protected, a similar arrangement could be used to cause all of the supplies to be crowbarred if any fault occurred. To accomplish this, simply connect all of the remote activation inputs and all of the indicator outputs together. Since the indicator outputs of the MC3424 are open collector devices, any one of the indicator outputs can activate all of the crowbars without any interference.

2. Line Loss Detection — In addition to providing overvoltage protection, the MC3424 can also be used to detect line loss or brownout conditions which will soon cause the power supply to fail. This is particularly important in many small




Figure 14-13. OVP for Split Supply Operation




Figure 14-14. Sensing Line Fault and Over Voltage Conditions for Linear and Switching Power Supplies




Figure 14-15. An Alternate Method of Sensing Line Fault and Overvoltage Conditions for Linear Power Supplies

and medium sized computer systems which must store part or all of the data currently being processed before the power failure. The use of circuits such as these will allow such systems to "die with dignity."

The circuits shown in Figures 14-14 and 14-15 both perform essentially the same function. The circuit shown in Figure 14-14 may be used with almost any type of regulator circuitry; however, the circuit shown in Figure 14-15 should only be used in linear type supplies where the filter capacitor is isolated from the line. Using the circuit in Figure 14-15 on switching supplies where the filter capacitors are not isolated from the line would defeat the isolation in the switching transformer.

The circuit shown in Figure 14-14 utilizes half of the MC3424 as an overvoltage protection circuit in a configuration like the programmable configuration discussed earlier for the MC3423. The remaining half of the device is configured for line loss and brownout detection. The C2+ and C2- inputs are connected as an undervoltage sensing circuit, and sense the center tap of a voltage divider driven with a full wave rectified signal proportional to the line voltage. At each peak of the line the output of the comparator discharges the delay capacitor (C_D). If a half cycle is missing from the line voltage, or if a brownout occurs reducing the peak line voltage, the delay capacitor will not be discharged and will continue to be charged as shown in Figure 14-16. If a sufficient number of half cycles are missing, or if the brownout continues for a sufficient time, the circuit will detect an ac line fault and output a line fault indication on the indicator output. The delay capacitor is used to provide some noise immunity and to prevent the loss of a single half cycle from triggering the line fault signal. The minimum time the fault condition must occur can be adjusted by changing the value of the delay capacitor.

The circuit shown in Figure 14-15 senses the voltage on the power supply filter capacitors to predict the imminent power supply failure. Since the voltage on the capacitor is proportional to the remaining charge, the remaining time the power supply will function can be calculated by the equation:

$$t = \frac{C (V_C - V_{min})}{I_{max}}$$

Where C = filter capacitance

t = time to power supply failure

 I_{max} = maximum load current

 V_C = filter capacitor voltage

V_{min} = minimum regulator input voltage

By setting t equal to the maximum time for the system to store all required data, and solving the equation for $V_{\rm C}$, the minimum capacitor voltage can be calculated that will allow the supply to remain functional, while the system executes the power down sequence. The MC3424 is then configured as an undervoltage detector, as shown in Figure 14-15, and programmed to detect the minimum capacitor voltage $V_{\rm C}$.




Figure 14-16. Waveforms Illustrating Brownout and Line Loss Detection for the Circuit of Figure 14-14.

POWER SUPPLY SUPERVISORY CIRCUITS

TYPE	Voltage	rating e Range V)	Typ. Drive Output Current (mA)	Sense trip Voltage (V)	Device Number	Suffix	Ta °C	Case
	Min.	Max.	by the equation	calculated	action can be	will fin	wer supply	pq
OVP	4.5	40	300	2.6 ± 5%	MC3423	P1	0 to 70	626
OVF	4.5	40	300	- 5VO D	10100420	U	0 10 70	693
					MC3523	U	-55 to 125	693
Universal	4.5	40	350	2.5 ±4%	MC3424,A	Р	0 to 70	648
OUVP	4.5	40	350	±1%	WC3424,A	L	01070	620
				nance	MC3324,A	Р	-40 to 85	648
			failure	ologue vous	WC3324,A	, L	40 10 03	620
			4 144 144	Cidden ma	MC3524,A	L	-55 to 125	620
OUVP	4.5	40	300	2.5 ± 4%	MC3425,A*	P1	0 to 70	626
0011	4.5	40	300	± 1%	WC3423,A	U	0 10 70	693
				Sminos min	MC3525,A*	U	-55 to 125	693
3 Term	3.0	40	200	2.5 ± 2%	MC34061,A*	Р	0 to 70	29
OVP		40	200	± 1%	WC54001,A	P1	0 10 70	626
	en lin s	HOIS OF	nor the system	emin mami	ERM SOLOLE	U	ппря кеппп	626
an be) basil	y Tolts	minimum capa	t Vc. the	MC35061,A*	U	-55 to 125	693
Pin	3.0	40	200	2.5 ± 3%	MC34062*	P1	0 to 70	626
Program	0.0	DSTITE III	AZA is then con	2.5 ± 5/6	101034002	U	01070	693
OVP	dt toet	ab of p	and programme	ne 14-15,	MC35062*	U	-55 to 125	693

^{*}To be introduced

REFERENCES

- "Characterizing the SCR for Crowbar Applications," Al Pshaenich, Motorola AN-789.
- 2. "Semiconductor Considerations for DC Power Supply SCR Crowbar Circuits," Henry Wurzburg, Third National Sold-State Power Conversion Conference, June 25, 1976.
- 3. "Is a Crowbar Enough?" Willis C. Pierce Jr., Hewlett-Packard, Electronic Design 20, Sept. 27, 1974.
- 4. "Transient Thermal Response-General Data and Its Use," Bill Roehr and Brice Shiner, Motorola AN-569.

REFERENCES

- "Characterizing the SCR for Crowbar Applications," Al Pshaenich, Motorola AN-789.
- "Semiconductor Considerations for DC Power Supply SCR Crowbar Circuits," Henry Wurzburg, Third National Sold-State Power Conversion Conference, June 25, 1976.
- "Is a Crowbar Enough?" Willis C. Pierce Jr., Hewlett-Packard, Electronic Design 20, Sept. 27, 1974.
- 4. "Transient Thermal Response-General Data and Its Use," Bill Roehr and Brice Shiner, Motorola AN-569.

SECTION 15 HEATSINKING

A. THE THERMAL EQUATION

A necessary and primary requirement for the safe operation of any semiconductor device, whether it be an IC or a transistor, is that its junction temperature be kept below the specified maximum value given on its data sheet. The operating junction temperature is given by:

$$T_i = T_A + P_D \theta_{JA}$$
 (15.1)

where

 T_j = junction temperature (°C)

 T_A = ambient air temperature (°C)

PD = power dissipated by device (watts)

 θ_{JA} = thermal resistance from junction to ambient air (°C/W)

The junction-to-ambient thermal resistance, θ_{JA} , in Equation (15.1) can be expressed as a sum of thermal resistances as shown below:

$$\theta_{\rm JA} = \theta_{\rm JC} + \theta_{\rm CS} + \theta_{\rm SA} \tag{15.2}$$

where

 $\theta_{\rm JC}$ = junction-to-case thermal resistance

 θ cs = case-to-heatsink thermal resistance

 θ_{SA} = heatsink-to-ambient thermal resistance

(Equation (15.2) applies only when an external heatsink is used. If no heatsink is used. θ_{JA} is equal to the device package θ_{JA} given on the data sheet.)

 $\theta_{\rm IC}$ depends on the device and its package (case) type, while $\theta_{\rm SA}$ is a property of the heatsink and $\theta_{\rm CS}$ depends on the type of package/heatsink interface employed. Values for $\theta_{\rm IC}$ and $\theta_{\rm SA}$ are found on the device and heatsink data sheets, while $\theta_{\rm CS}$ is given in Table 15-1.

TABLE 15-1

θcs For Various Packages & Mounting Arrangements

CASE	hetacs					
	METAL-TO-METAL*		USING AN INSULATOR*			
	DRY	With Heatsink Compound	With Heatsink Compound	Type		
TO-3	0.2°C/W	0.1°C/W	0.36°C/W 0.28°C/W	3 mil MICÁ Anodized Aluminum		
TO-66	1.5°C/W	0.5°C/W	0.9°C/W	2 mil MICA		
TO-220	1.2°C/W	1.0°C/W	1.6°C/W	2 mil MICA		

^{*}Typical values; heatsink surface should be free of oxidation, paint, and anodization

Examples showing the use of Equations 15.1 and 15.2 in thermal calculations are as follows:

Example 1: Find required heatsink θ_{SA} for an MC7805CT; given:

$$T_{jmax}$$
 (desired) = +125°C
 T_{Amax} = +70°C
 P_D = 2 watts

Mounted directly to heatsink with silicon thermal grease at interface

- 1. From MC7805CT data sheet, $\theta_{JC} = 5^{\circ}C/W$
- 2. From Table 15-1, $\theta_{CS} = 2.6^{\circ}C/W$
- 3. Using Equation 15.1 and 15.2, solve for θ sA:

$$\theta_{SA} = \frac{(T_j - T_A)}{P_D} - \theta_{CS} - \theta_{JC}$$

$$\theta_{SA} = \frac{(125 - 70)}{2} - 5.0 - 2.6$$

≤ 19.9°C/W required

Example 2: Find the maximum allowable TA for an unheatsinked MC78L15CT, given:

$$T_{jmax}$$
 (desired) = +125°C
 P_{D} = .25 watt

- 1. From MC78L15CT data sheet, $\theta_{JA} = 200^{\circ}\text{C/W}$
- 2. Using Equation 15.1 find Ta:

$$T_A = T_j - P_D \theta_{JA}$$

= 125 - .25 (200)
= +75°C

B. SELECTING A HEATSINK

Usually, the maximum ambient temperature, power being dissipated, the T_{jmax} , and θ_{JC} for the device being used are known. The required θ_{SA} for the heatsink is then determined using Equations 15.1 and 15.2, as in Example 1. The designer may elect to use a commercially available heatsink, or if packaging or economy demands it, design his own.

1. Commercial Heatsinks

As an aid in selecting a heatsink, a representative listing is shown in Table 15-2. This listing is by no means complete and is only included to give the designer an idea of what is available.

TABLE 15-2

Commercial Heatsink Selection Guide

No attempt has been made to provide a complete list of all heatsink manufacturers. This list is only representative.

oprodomativo.	HUEL MELL 1
	TO-3 & TO-66
θsa*(°C/W)	Manufacturer/Series or Part Number
0.3-1.0	Thermalloy — 6441, 6443, 6450, 6470, 6560, 6590, 6660, 6690
1.0-3.0	Wakefield — 641 Thermalloy — 6123, 6135, 6169, 6306, 6401, 6403, 6421, 6423, 6427, 6442, 6463, 6500
3.0-5.0	Wakefield — 621, 623 Thermalloy — 6606, 6129, 6141, 6303 IERC — HP Staver — V3-3-2
5.0-7.0	Wakefield — 690 Thermalloy — 6002, 6003, 6004, 6005, 6052, 6053, 6054, 6176, 6301 IERC — LB Staver — V3-5-2
7.0-10.0	Wakefield — 672 Thermalloy — 6001, 6016, 6051, 6105, 6601 IERC — LA, uP Staver — V1-3, V1-5, V3-3, V3-5, V3-7
10.0-25.0	Thermalloy — 6013, 6014, 6015, 6103, 6104, 6105, 6117

^{*}All values are typical as given by mfgr. or as determined from characteristic curves supplied by manufacturer.

The second second	TO-5
θsa*(°C/W)	Manufacturer/Series or Part Number
12.0-20.0	Wakefield — 260 Thermalloy — 1101, 1103 Staver — V3A-5
20.0-30.0	Wakefield — 209 Thermalloy — 1116, 1121, 1123, 1130, 1131, 1132, 2227, 3005 IERC — LP Staver — F5-5
30.0-50.0	Wakefield — 207 Thermalloy — 2212, 2215, 225, 2228, 2259, 2263, 2264 Staver — F5-5, F6-5
faces.	Wakefield — 204, 205, 208 Thermalloy — 1115, 1129, 2205, 2207, 2209, 2210, 2211, 2226, 2230, 2257, 2260, 2262 Staver — F1-5, F5-5
θsa*(°C/W)	CASE TO-220
5.0-10.0	IERC H P3 Series Staver — V3-7-225, V3-7-96
10.0-15.0	Thermalloy — 6030, 6032, 6034 Staver — V4-3-192, V-5-1
15.0-20.0	Thermalloy — 6106 Staver — V4-3-128, V6-2
20.0-30.0	Wakefield — 295 Thermalloy — 6025, 6107

^{*}All values are typical as given by mfgr. or as determined from characteristic curves supplied by manufacturer.

	TO-92								
θsa*(°C/W)	Psa*(°C/W) Manufacturer/Series or Part Number								
46	Staver F5-7A, F5-8								
50	IERC RUR								
57	Staver F5-7D								
65	IERC RU								
72	Staver F1-8, F2-7								
80-90	Wakefield 292								
85	Thermalloy 2224								
,45P0 ,65P0	DUAL-INLINE-PIN ICS								
20	Thermalloy — 6007	3.0-5.0							
30	Thermalloy — 6010								
32	Thermalloy — 6011								
34	Thermalloy — 6012								
45	IERC — LIC								
60	Wakefield — 650, 651								

^{*}All values are typical as given by mfgr. or as determined from characteristic curves supplied by manufacturer.

Staver Co., Inc.: 41-51 N. Saxon Ave., Bay Shore, NY 11706

IERC: 135 W. Magnolia Blvd., Burbank, CA 91502

Thermalloy: P.O. Box 34829, 2021 W. Valley View Ln. Dallas, TX

Wakefield Engin Ind: Wakefield, MA 01880

2. Custom Heat Sink Design

Custom heatsinks are usually either forced air cooled or convection cooled. The design of forced air cooled heatsinks is usually done empirically, since it is difficult to obtain accurate air flow measurements. On the other hand, convection cooled heatsinks can be designed with fairly predictable characteristics. It must be emphasized, however, that any custom heatsink design should be thoroughly tested in the actual equipment configuration to be certain of its performance. In the following sections, a design procedure for convection cooled heatsinks is given.

Obviously, the basic goal of any heatsink design is to produce a heatsink with an adequately low thermal resistance, θ_{SA} . Therefore, a means of determining θ_{SA} is necessary in the design. Unfortunately, a precise calculation method for θ_{SA} is beyond the scope of this book.* However, a first order approximation can be calculated for a convection cooled heatsink if the following conditions are met:

- 1. The heatsink is a flat rectangular or circular plate whose thickness is much smaller than its length or width.
- 2. The heatsink will not be located near other heat radiating surfaces.
- 3. The aspect ratio of a rectangular heatsink (length: width) is not greater than 2:1.
- 4. Unrestricted convective air flow.

For the above conditions, the heatsink thermal resistance can be approximated by:

$$\theta_{SA} \simeq \frac{1}{A\eta \ (F_{chc} + \epsilon H_r)} \ (^{\circ}C/W)$$
 (15-3)

where A =area of the heatsink surface

 η = heatsink effectiveness

^{*}If greater precision is desired, or more information on heat flow and heatsinking is sought, consult the references list at the end of this section.

 F_c = convective correction factor

h_c = convection heat transfer coefficient

 $\epsilon = \text{emissivity}$

H_r = normalized radiation heat transfer coefficient

The convective heat transfer coefficient, h_c, can be found from Figure 15-1. Note that it is a function of the heatsink fin temperature rise, Ts - TA, and the heatsink significant dimension, L. The fin temperature rise, Ts - TA, is given by:

 $Ts - T_A = \theta_{SA} P_D \tag{15.4}$

where

Ts = heatsink temperature

T_A = ambient temperature

 θ_{SA} = heatsink-to-ambient thermal resistance

PD = power dissipated




Figure 15-1. Convection Coefficient, hc

The significant heatsink dimension, L, is dependent on the heatsink shape and mounting place and is given in Table 15-3.

The convective correction factor, F_c, is likewise dependent on shape and mounting plane of the heatsink and is also given in Table 15-3.

TABLE 15-3
Significant Dimension L and Correction Factor Fc for
Convection Thermal Resistance

enter of symmetry	Signific	ant Dimension L	Correction Factor Fc			
Surface	Position	ally mounted plates	Position	Fc		
it is necessary to	vertical	height — (max 2 ft)	Vertical Plane	1.0		
Rectangular Plane	horizontal	length x width length + width	Horizontal Plane both surfaces exposed	1.35		
Circular Plane	vertical	π / 1 x diameter	top only exposed	0.9		

The normalized radiation heat transfer coefficient, H_r, is dependent on the ambient temperature, T_A, and the heatsink temperature rise, T_S - T_A, given by Equation (15.4). Hr can be determined from Figure 15-2.




Figure 15-2. Normalized Radiation Coefficient, Hr

The emissivity, ϵ , can be found in Table 15-4 for various heatsink surfaces.

TABLE 15-4.

Typical Emissivities of Common Surfaces

Surface	Emissivity, ϵ
Aluminum, Anodized	0.7 - 0.9
Alodine on Aluminum	0.15
Aluminum, Polished	0.05
Copper, Polished	0.07
Copper, Oxidized	0.70
Rolled Sheet Steel	0.66
Air Drying Enamel (any color)	0.85 — 0.91
Oil Paints (any color)	0.92 — 0.96
Varnish	0.89 — 0.93

Finally, the heatsink efficient, η , can be found from the nomograph of Figure 15-3. Use of the nomograph is as follows:

- a. Find $hT = F_{chc} + \epsilon H_r$ from Figures 15-1, 15-2 and Tables 15-3 and 15-4, and locate this point on the nomograph.
- b. Draw a line from ht through chosen heatsink fin thickness, x, to find α .
- c. Determine D for the heatsink shape as given in Figure 15-4 and draw a line from this point through α , which was found in (b), to determine η .
- d. If power dissipating element is not located at heatsink's center of symmetry, multiply η by 0.7 (for vertically mounted plates only).

Note that in order to calculate θ sA from Equation (15.3), it is necessary to know the heatsink size. Therefore, in order to arrive at a suitable heatsink design, a trial size is selected, its θ sA evaluated, and the original size reduced or enlarged as necessary. This process is iterated until the smallest heatsink is obtained that has the required θ sA. The following design example is given to illustrate this procedure:




Figure 15-3. Fin Effectiveness Nomogram for Symmetrical Flat, Uniformly Thick Fins




Figure 15-4. Determination of D for Use in η Nomograph of Figure 15-3

Heatsink Design Example

Design a flat rectangular heatsink for use with a horizontally mounted power device on a PC card, given the following:

- 1. Heatsink $\theta_{SA} = 25^{\circ}\text{C/W}$
- 2. Power to be dissipated, PD = 2W
- 3. Maximum ambient temperature, TA = 50°C
- 4. Heatsink to be constructed from \%'' (0.125'') thick anodized aluminum.
- a. First, a trial heatsink is chosen: 2" x 3" (experience will simplify this selection and reduce the number of necessary iterations.)
- b. The factors in Equation (15.3) are evaluated by using the Figures and Tables given.

$$A = 2'' \times 3'' = 6 \text{ sq. in.}$$

$$L = 6/5'' = 1.2 \text{ in. (from Table 15-3)}$$

$$Ts - TA = 50^{\circ}C$$
 (from Equation 15.4)

$$hc = 5.8 \times 10^{-3} \text{ W/in}^2 - {}^{\circ}\text{C from Figure 15-1}$$

$$F_c = 0.9$$
 (from Table 15-3)

$$H_r = 6.1 \times 10^{-3} \text{ W/in}^2 - {}^{\circ}\text{C} \text{ (from Figure 15-2)}$$

$$\epsilon = 0.9$$
 (from Table 15-4)

$$hT = Fchc + Hr\epsilon = 10.7 \times 10^{-3} \text{ w/in}^2 - {}^{\circ}\text{C}$$

$$\alpha = 0.13$$
 (from Figure 15-3)

$$D = 1.77$$
 (from Figure 15-4)

$$\eta > 0.94 \approx 1$$
 (from Figure 15-3)

c. Using Equation 15.3, find θ sA

$$\theta_{\rm SA} \simeq \frac{1}{{
m A}\eta~({
m Fchc}~+~\epsilon{
m Hr})} = 16.66^{\circ}{
m C/W} < 25^{\circ}{
m C/W}$$

d. Since 2" x 3" is too large, try 2" x 2". Following the same procedure, θ sA is found to be 25°C/W, which exactly meets the design requirements.

REFERENCES

- 1. Bill Roehr, "Motorola Silicon Rectifier Handbook," Chapter 10, Motorola Inc., 1973.
- 2. Werner Luft, "Taking the Heat Off Semiconductor Devices," *Electronics*, June 12, 1959.
- 3. Frank Kreith, Principles of Heat Transfer, International Textbook Co., 1958.

REFERENCES

- Bill Roehr, "Motorola Silicon Rectifier Handbook," Chapter 10, Motorola Inc., 1973.
- Werner Luft, "Taking the Heat Off Semiconductor Devices," Electronics, June 12, 1959.
- 3. Frank Kreith, Principles of Heat Transfer, International Textbook Co., 1958.

SECTION 16 REGULATOR RELIABILITY

A. QUALITY CONCEPTS

The quality of a regulator, from a production line, is a measure that expresses the conformance of the device to a set of specifications. Such a measure is the percent rejects out of a collection of devices (lot, population). One hundred percent inspection has to be used to determine the quality of the lot. One characteristic of this approach is that it is expensive, and therefore, is used only where necessary. In addition, it may not be as accurate as it first appears because of operator errors due to fatigue and of course, it cannot be used where the inspection (test) is destructive. An alternative to this is scientific acceptance sampling. Acceptance sampling is a method by which a portion of the total population is examined. On the basis of the sample quality, (number of rejects out of a total sample that fail to conform to specifications) and by using the mathematics of probability and statistics, an estimate of the lot quality is made and the risk of an improper decision is specified. For example, a lot may be rejected because the sample quality was less than that prescribed by the mathematics of sampling and our original goal (maximum percent rejects allowed in a lot). Yet, if the lot was one hundred percent inspected, we may find that the actual percent rejects in the lot was less than the maximum percent rejects established as a goal (Type I improper decision). In a similar way, the reverse may happen: a lot may be accepted on the basis of the sample quality (sample rejects are fewer than those prescribed by the mathematics of sampling and our goal) and yet, if a 100% inspection was performed, the actual percent rejects in the lot could be more than our established goal (Type II improper decision). A sampling plan is specified by the sample size and the maximum allowable defectives (known as the acceptance number (ACCN)).

The risks involved in sampling are described by the operating characteristic (O.C.) curve of the sampling plan. As illustrated by Figure 16-1, this curve shows the probability of acceptance, on the vertical axis, vs the lot quality (percent rejects), on the horizontal axis. Each particular sampling plan will have its own O.C. curve.

Two points on the curve are of interest. The AQL, (acceptable quality level), signifies the quality level that will be accepted most of the time (usually this is set at 95%). In other words, the AQL specifies the risk of making the Type I improper decision, that is why it is often referred to as Producer's Risk. The other point on the curve is the LTPD (lot tolerance percent defective) which signifies the level of rejects in a lot that is unsatisfactory and should be rejected by the plan most of the time (usually this is set at 10%). This is also known as Consumer's Risk.




Figure 16-1. Typical Operating Characteristic (O.C.) Curve

Regulators can be produced to a variety of quality levels by combining different 100% and sample inspections and varying the criteria of acceptance and rejection. Thus, a customer can negotiate his own custom quality level if he wishes; however, this can become quite expensive in terms of time and money. That is why Motorola, in addition to the standard product level, produces regulators to four different levels of quality that are similar to those found in the MIL-M-38510 JAN Program processed in accordance with MIL-STD-883. The Motorola program is called MIL-M-38510 JAN Processed Product; a description of the program is beyond the scope of this section, however, Table 16-1 gives the outgoing quality assurance sampling plan for standard quality level regulators. It is important to discern the effects of the different quality levels. This can be done by noting the typical field removal rates (verified rejects plus removed devices verified good) for different classes of 38510 integrated circuits listed below.

	Field Removal Rate/1000 no
Commercial (no burn-in)	0.1%
Class C	0.04%
Class B	0.004%
Class A	0.002%

TABLE 16-1

Outgoing Quality Assurance Sampling Plan for Regulators Standard Product									
Subgroups (Per Mil-Std-883, Method 5005)	LTPD	ACCN	AQL						
A-1: Static Tests, 25°C	2.3	0							
A-2: Static Tests, Max. Temp.	3.8	T II	D 1311 V						
A-3: Static Tests, Min. Temp.	3.8	1							
A-4: Dynamic Tests, 25°C	2.3	0							
A-5: Dynamic Tests, Max. Temp.	3.8	1							
A-6: Dynamic Tests, Min. Temp.	3.8	1 34							
A-7: Funct. Test, 25°C	2.3	0	0.11						
A-8: Funct. Test, Min/Max Temps.	2.3	0	0.11						
A-9: Switching Tests, 25°C	2.3	0							
A-21: Key Parameters, 25°C	2.3	0	0.11						


Although the above removal rates are not specifically for regulators, because these products are relatively new with respect to other integrated circuits, nevertheless, it is expected that regulators will have similar removal rates. Burn-in can be used to improve the failure rate of regulators. As a rule of thumb, a 10 to 1 improvement may be realized. This is because regulators are state-of-the-art devices, handling high voltages and currents.

B. RELIABILITY CONCEPTS

Reliability is the probability that a regulator will perform its specified function in a given environment for a specified period of time. The most frequently used reliability measure for regulators is the failure rate, expressed in percent per thousand hours. The number of rejects observed, taken over the number of device hours accumulated at the end of the observation period and expressed as a percent, is called the point estimate failure rate. This, however, is a number obtained from observations from a portion of all the regulators; if we are to use this number to estimate the failure rate of all regulators (total population), we need to say something about the risk we are taking by using this estimate. This statement is provided by the confidence level expressed together with the failure rate. For example, a 0.1% per 1000 hours failure rate at 90% confidence level means that 90% of the regulators will have a failure rate below 0.1%/1000 hrs — mathematically, the failure rate at a given confidence level is obtained from the point estimate and the CHI square (X²) distribution. (The X² is a statistical distribution used to relate the observed and expected frequencies of an event). In practice, a reliability calculator rule is used that gives the failure rate at the confidence level desired for the number of rejects and device hours under question.

It is also important to note that, as the number of device hours increases, our confidence in the estimate increases. In integrated circuits, it is preferred to make estimates on the basis of 1,000,000,000 device hours or more. If such large numbers of device hours are not available for a particular device, then the point estimate is obtained from devices that are similar in process, voltage, construction, design, etc., and for which we expect to see the same failure modes in the field.

Finally, the *environment* is specified in terms of the *junction temperature* of the regulator by using one of the following two expressions:






Figure 16-2

One other point worth remembering is that the failure rate for integrated circuits increases as the junction temperature increases while the causes of failure generally remain the same. Thus, we can test devices near their maximum junction temperatures, analyze the failures to assure that they are the types that are accelerated by temperature and then by applying known acceleration factors, estimate the failure rates for lower junction temperatures. Figure 16-2 shows a curve that gives estimates of typical failure rates vs temperature for regulators. To assure that the reliability level does not change over a period of time, Motorola performs a number of periodic audits such as EPIIC. These audit programs, besides monitoring the current reliability level, provide information on what will be required to achieve higher levels of reliability.

Frequently a question is raised about the reliability differences between plastic vs hermetic regulators. In general, for all Linear integrated Circuits, including regulators, the field removal rates for plastic and hermetic I/C's are the same for environments where there is no high humidity. In cases where the environment contains high humidity, higher failure rates are to be expected from plastic encapsulated devices. On the other hand, some users have reported favorable results in moderate humidity environments when boards with plastic I/C's (including regulators) are coated with protective materials, provided that the coating is done properly (adhering properly) and no new contaminants are introduced.

One other point worth remembering is that the failure rate for integrated circuits increases as the junction temperature increases while the causes of failure generally remain the same. Thus, we can test devices near their maximum junction temperatures, analyze the failures to assure that they are the types that are accelerated by temperature and then by applying known acceleration factors, estimate the failure rates for lower junction temperatures. Figure 16-2 shows a curve that gives estimates of typical failure rates we temperature for regulators. To assure that the reliability level does not change over a period of time, Motorola performs a number of periodic audits such as EPIIC. These audit programs, besides monitoring the current reliability level, provide information on what will be required to achieve higher levels of reliability.

Frequently a question is raised about the reliability differences between plastic we hermetic regulators. In general, for all Linear integrated Circuits, including regulators, the field removal rates for plastic and hermetic I/C is are the same for environments where there is no high humidity. In cases where the environment contains high humidity, higher failure rates are to be expected from plastic encapsulated devices. On the other hand, some users have reported favorable results in moderate humidity environments when boards with plastic I/C is (including regulators) are coated with protective materials, provided that the coating is done proceedy (adhering property) and no new contaminants are introduced.

SECTION 17 IC REGULATOR SELECTION GUIDES

The selection guides in this section are included as an aid to choosing an appropriate IC regulator. These guides are organized according to regulator type and list all the IC voltage regulators presently offered by Motorola.

A. ADJUSTABLE OUTPUT REGULATORS

When an adjustable output voltage is required, use of the regulators shown in Table 17-1 is recommended. Output voltage is set by adjusting the value of an external resistor or resistors. More complete data on individual devices can be found in the data sheets of Section 18. An explanation of the column headings shown in Table 17-1 follows:

Maximum Output Current (I_{O max})

Maximum output current in which key device parameters are specified.

Device

Motorola part number for the IC regulator.

Suffix

Designator for case type; and, in some products, includes temperature range.

Output Voltage (Vout)

The range of output voltages that can be obtained with the regulator basic circuit configuration. (Methods for extending output voltage range are shown in Section 3.)

Input Voltage (Vin)

Range of allowable DC input voltages. These are instantaneous values. Exceeding maximum input voltage could result in regulator damage, while dropping below minimum value will cause loss of regulation.

Input-Output Differential (V_{in}-V_{out})

This is the minimum voltage across the regulator for proper operation.

Maximum Power Dissipation (P_{D max})

Maximum power the device can dissipate in free air at $T_A = 25$ °C without a heatsink; and with case temperature held constant at $T_C = 25$ °C.

Line Regulation (Regline)

The percent change of output voltage for a change in input supply voltage. Given by:

$$Reg_{line} (\%) = \frac{\Delta V_{out}}{V_{out}} \times \frac{1}{\Delta V_{in}} \times 100$$

where
$$\Delta V_{out}$$
 = change in V_{out}
 ΔV_{in} = change in V_{in}

This performance figure applies for the entire output and input voltage range for the regulator. For actual test conditions, consult data sheets in Section 18.

Load Regulation (Reg_{load})

The percent change of output voltage for a change in output current. For actual test conditions, consult data sheets in Section 18.

Typical Temperature Coefficient of Output Voltage (T_C of V_{out})

Percent change in output voltage per degree Celsius rise in junction temperature.

Maximum Operating Junction Temperature (T_{J max})

Maximum junction temperature allowed before damage occurs. For complete thermal information consult data sheets in Section 18. See Section 15 for heat-sinking techniques.

Packages

Case 1: "TO-3" metal can

Case 29: "TO-92" plastic package

Case 79: "TO-39" metal can

Case 80-02: "TO-66" metal can

Case 221A: "TO-220" plastic package

Case 603: 10-pin "TO-5" metal can

Case 614: 9-pin "TO-66" metal can

Case 632: 14-pin ceramic dual-in-line package

Case 646: 14-pin plastic dual-in-line package

Case 751A: 14-pin plastic dual-in-line SOIC package

For detailed outline drawings of these case styles, consult Section 19.

(beunimod) ZHOYATABLE 17-1 STUD 3 JEATZULGA

ADJUSTABLE OUTPUT REGULATORS

POSITIVE OUTPUT REGULATORS

lo		S U F	V	out olts		in oits	V _{in} — V _{out} Differ- ential	W	D atts	% V _C	lation out @ : 25°C	TC Vout	T.J =	OF Arm costs							
	Device Type	I X	Min	Max	Min	Max	Volts Min	T _A = 25°C	T _C = 25°C	Line	Load	Typ %/°C	°C Max	Case							
100	LM317L	H,Z	1.2	37	5.0	5.0 40	3.0			0.04	0.5	0.006	125	29, 79							
	LM217L			ME		below)		Lim	nited	0.02	0.3	0.004	150								
	LM117L*	F 500										0.003	esti L								
150	MC1723	СР	2.0	37	9.5	40	3.0	1.25	_	0.1	0.3	0.003	150	646							
		CG	- 80	00	0		0.00	1.0	2.1	0.1	3.0	0.003	MON .	603C							
		G		210			- 1	- 06	8.0	0.2	3.6	0.002	Sec. 18								
		CL		10		STEPOSTO:	- 1	1.5	-	0.1	1.2	0.003	175	632							
		L				Setterij			-	0.2		0.002	30 4								
	921	CD	,					1.25	-	0.1		0.003	150	751A							
250	MC1469	G	2.5	32	9.0	35	3.0	0.68	1.8	0.03	0.13	0.002	150	603							
	MC1569			37	8.5	40	2.7			0.015											
500	LM317M	Т	1.2	1.2	1.2	37	5.0	40	3.0	Inter	nally	0.02	0.02 0.1	0.0056	125	221A					
	LM317M	R					157			1873			R					Lim	Limited		
	LM217M						2	ann.		VOTED TO	IN TUN	0.004	150	L.A.							
	LM117M*		11113	*			64	217 5.1	BULLIA	5.0.20		0.0036	ENT'N.								
600	MC1469	R	2.5	32	9.0	35	3.0	3.0	14.0	0.03	0.05	0.002	150	614							
	MC1569	11316	DIA BUN	37	8.5	40	2.7		raidin	0.015	LAND	TERS AND									
1500	LM317	Т	1.2	37	5.0	40	3.0	Inter	nally	0.07	1.5	0.006	125	221A							
	LM317	Н, К		alony	-J 311	0111111	mahili		ited	ISV4	2111 06		JU SALL	79, 1							
	LM217	LEUTT		E ,ES	nt Bu	HETSE	10-210	ent,		NO IE	meani	0.004	\$.A.I								
	LM117*	reets		the d	un us	give	ms and	heatk		0.05	1.0	0.003	150								
3000	LM350	T	1.2	33	5.0	36	3.0	Inter	nally	0.02	0.1	0.008	125	221A							
	LM350	K						Lim	ited					. 1							
	LM250									- 4	W)	0.0057	150								
	LM150*									1		0.0051									

(Continued)

 $^{\#}T_J = -40 \text{ to } +125^{\circ}\text{C}$ $^{\circ}T_J = -55 \text{ to } +150^{\circ}\text{C}$ (CONTINUE CASE) †Output Voltage Tolerance for Worst Case

ADJUSTABLE OUTPUT REGULATORS (Continued)

NEGATIVE OUTPUT REGULATORS

IO mA Device Max Type		S U F		out		in olts	V _{in} — V _{out} Differ-	Wa	D atts	% V _C	lation out (" 25°C	UUDBA	USTU			
		F I X	Min	Max	Min	Max	Volts Min	T _A = 25°C	T _C = 25°C	Line	Load	TC V _{out} Typ %/°C	TJ = °C Max	Case		
250	MC1463	G	3.8	- 32	9.0	35	3.0	0.68	1.8	1.8	1.8	1.8 0.03	0.05	0.002	150	603
MC1563	4	3.6	33	8.5	40	2.7		10 x31	0.015	0.13	1 2	2001	*			
500	600 LM337M	Т	-1.2	-3.7	5.0	4.0	3.0	Inter	Internally		2 0.3	0.0048	125	221A		
	LM337M	R	6.0	50.0	9	kinsess		Limited					2015	80		
	LM237M	0.0	10									0.0034	150	143		
8	LM137M*	0.0	to	1.0		1 20					1 6	0.0031	ESTABA			
600	MC1463	R	3.8	34	9.0	35	3.0	2.4	9.0	0.03	0.05	0.002	175	614		
	MC1563	0.0	3.6	37	8.5	40	2.7			0.015		0				
1500	LM337	T	1.2	37	5.0	40	3.0	Inter	nally	0.02	0.3	0.0048	125	221A		
	LM337	H, K		. E.O.				Lim	nited			130		79, 1		
10	LM237	00.		1.0	-	85					0.0034	150				
	LM137*			20.0	0.4	00						0.0031	2004			

^{*}T_j = -55 to +150 C

B. FIXED OUTPUT REGULATORS

If low cost and easy implementation are prime regulator design considerations, the fixed output, three terminal regulators shown in Table 17-2 are recommended. These are available with output current capabilities from 100 mA to 3.0 A. All have internal overcurrent, safe-operating area, and thermal protection circuitry. Complete device specifications are given in the data sheets of Section 18. An explanation of the column headings shown in Table 17-2 follows:

Output Voltage (Vout)

Nominal output voltage for positive and negative regulators. The adjacent column indicates worst case tolerance (Volts). (Methods for adjusting output voltage are shown in Section 3.)

Maximum Output Current (IO max)

Maximum output current available from regulator under normal operating conditions. (Methods for obtaining greater output currents are shown in Section 3.)

Device

Two columns are provided listing Motorola part numbers for positive and negative voltage outputs.

Input Voltage min/max (Vin)

Range of allowable instantaneous dc input voltage. Exceeding maximum V_{in} could result in regulator damage, while dropping below minimum value will cause loss of regulation.

Line Regulation (Reg_{line})

Change in output voltage for a given change in input voltage. Test specifications are given in the data sheets of Section 18.

Load Regulation (Reg_{load})

Change in output voltage for a given change in output current. Test specifications are given in the data sheets of Section 18.

Typical Temperature Coefficient of Output Voltage $(\Delta V/\Delta T)$

Typical change in output voltage per degree celsius change in junction temperature.

Packages


Case 1: "TO-3" metal can

Case 29: "TO-92" plastic package

Case 79: "TO-39" metal can

Case 221A: "TO-220" plastic package

For detailed outline drawings of these case styles, consult Section 19.



			16000000	14	14	0	18	18	14 14 14 14 14 14 14 14 14 14 14 14 14 1
CASE			620	632 (TO-116)	646	648	707	726	751A
MATE	RIAL		Ceramic	Ceramic	Plastic	Plastic	Plastic	Ceramic	Plastic
SUFFI	X		J, L	L	Р	N, P	N	J	D
25,78		CSIL	900	084.8			MC78F DNC DASSARCENC	COL	1 80

TABLE 17-2
FIXED OUTPUT VOLTAGE REGULATORS

FIXED/VOLTAGE, 3-TERMINAL REGULATORS FOR POSITIVE OR NEGATIVE POLARITY POWER SUPPLIES.

Fixed/Voltage, 3-Terminal Regulators for Positive or Negative Polarity Power Supplies.

V _{out} Volts	Tol.†	IO mA Max	Device Type Positive Output	Device Type Negative Output	V _{in} Min/Max	Regline mV	Regload mV	ΔV _O /ΔT mV/°C Typ	Case
2	±0.1	1500	n output cun	MC7902C	5.5/35	40	120	1.0	1, 221A
	± 0.15	100		MC79L03AC	4.7/30	60	72	518_3110	29, 79
3	±0.3	100		MC79L03C	4.7730	80	12		20, 70
5	± 0.5	100	MC78L05C	MC79L05C	6.7/30	200	60	me I len	29, 79
5	± 0.25	100	MC78L05AC	MC79L05AC	6.730	150	60	(II) + 183	29, 79
-qn	20.25	500	MC78M05C	WIC79E03AC	7.35	100	100	1.0	79, 221A
	± 0.4	1500	LM109	_	7.33	100	100	1.1	1, 79
	_0.4	1300	LM209	_				1.1	1, 75
	± 0.25		LM309	_		50		1.0	
	± 0.35		MC7805*	_	8.0/35			0.6	1.
	± 0.25		MC7805B#	_	8/35	100		1.0	1, 221A
			MC7805C	MC7905C	7/35		No public		,, 22,,,,
	±0.2		MC7805A*	_	7.5/35	10	50	0.6	1
			MC7805AC	MC7905AC			100		1, 221A
	± 0.25		LM140-5*	-	7/35	50	50		1
	_ 0.20		LM340-5	_	1185	igiant	0-01		
		3000	MC78T05*	_ 78	7.3/35	10	25	0.1	1
			MC78T05C	_	at can	Jam "'0	E-01"		
	± 0.2			ackage	plastic p	0-22011	17" : AI		1, 221A
			MC78T05A*						1
	.01		MC78T05AC	these ease sty	lo sgrav	ne drav	lled outl	For detail	1, 221A
	±0.3		LM123		7.5/20	25	100	0.4	1
	±0.1		LM123A	-		15	50		
	±0.3		LM223			25	100		Pade
	±0.1	0	LM223A	-		15	50		1
	±0.2		LM323	630-00	0.0	25	100		1,221A
	±0.1	,	LM323A	6 / 10-6		15	50		
5.2	±0.26	1500	ros - Arts	MC7905.2C	7.2/35	105	105	1.0	1, 221A
6	± 0.3	500	MC78M06C	(88-O <u>TI</u> 186-	8/35	100	120	1.0	79, 221A
letely	± 0.35	1500	MC7806*	leteldleteld	9/35	60	100	0.7	1
A.	±0.3		MC7806B#	1 R_ H	9/35	120	120		1,221A
			MC7806C	MC7906C	8/35				
	±0.24		MC7806A*	Same Page	8.6/35	11	50		1
			MC7806AC		YYYYYYY	TO DESCRIPTION OF	100		1, 221A
-	±0.3		LM140-6*	_	8/35	60	60		1
	Aren	857	LM340-6	140 810	632	920			IBAO
	Plastic	3000	MC78T06*		8.3/35	11	25	0.12	1
			MC78T06C	-	SHILID-BIO	distriction		-	1, 221A
8	±0.8	100	MC78L08C	_	9.7/30	200	80	-	29, 79
			MC78L08AC			175			
	±0.4	500	MC79M08C	_	10/35	100	160	1.0	79, 221A
		1500	MC7808*	_	11.5/35	80	100		1
			MC7808B#	_	11.5/35	160	160		1, 221A
			MC7808C	MC7908C	10.5/35				
	±0.3		MC7808A*		10.6/35	13	50		1
			MC7808AC	_			100		1, 221A
	±0.4		LM140-8*	_	10.5/35	80	80		1
11111			LM340-8	-1-					
		3000	MC78T08*		10.4/35	13	25	0.16	1
			MC78T08C	_					1, 221A

(continued)

V _{out}	Tol.† Volts	IO mA Max	Device Type Positive Output	Device Type Negative Output	V _{in} Min/Max	Regline mV	Regload mV	ΔV _O /ΔT mV/°C Typ	Case
12	±1.2	100	MC78L12C	MC79L12C	13.7/35	250	100		29, 79
81	±0.6	mese n	MC78L12AC	MC79L12AC	.10EELUN	LI BUTING	ILI HOISI	0011 00-	M-MAIL
ni		500	MC78M12C	ete dam on t	14/35	100	240	1.0	79, 221
mi		1500	MC7812*	anation of th	15.5/35	120	120	1.5	1
			MC7812B#	_		240	240	1713 60	1, 2214
			MC7812C	MC7912C	14.5/35		1011011		
	± 0.5		MC7812A*	_	14.8/35	18	50	61	1
			MC7812AC				100		1, 2214
01	±0.6	ndicate	LM140-12*	Landin Haron. I	14.5/35	120	120	1.5	1
139		-01 F30	LM340-12	i sames of	maneratus	at trinicial to	an pait	meno D	35.4
		3000	MC78T12*	_	14.5/35	18	25	0.24	1
			MC78T12C			ministratio	IO DION	HRE KHU	1, 2214
	± 0.5		MC78T12A*				V) pp	Malle	1
			MC78T12AC				01798	MARCO Y MALE	1, 221A
15	±1.5	100	MC78L15C	MC78L15C	16.7/35	300	150	FOILTO!	29, 79
	± 0.75	100	MC78L15AC	MC78L15A	entiny to	etuo ele	latzuiba	enirástri	
hai		500	MC78M15C		17/35	100	300	1.0	79, 221,
Ma		1500	MC7815*	- 9	18.5/35	150	150	1.8	1
		1000	MC7815B#	_		300	300	nii au jani	1, 2214
-00		pender	MC7815C	MC7915C	17.5/35	ne maxi	es that t		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	±0.6		MC7815A*	dnameis a	17.9/35	22	50		1
2.0	_ 0.0		MC7815AC		17.5/05		100		1, 221
	± 0.75		LM140-15*		17.5/35	150	150		1
	_0.70		LM340-15		(asar O1)	Jestin.) tugte		KBIVI
0		3000	MC78T15*	that can be of	17.5/40	22	25	0.3	1
- 0			MC78T15C				014.10.AX0071	Stand St	1, 221A
	± 0.6	HIJOC E	MC78T15A*	7 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		Birmieso	D TOT SDE		1
OH	H only	pender	MC78T15AC	amabi <u>e</u> outpu		ne max	tes that i		1, 221A
18	± 1.8	100	MC78L18C	MC79L18C	19.7/35	325	170	naracier	29, 79
10	± 0.9	100	MC78L18AC	MC79L18AC	15.7755	323	170		25, 15
	_ 0.5	500	MC78M18C	INIC/SETOAC	20/35	100	360	1.0	79, 2214
		1500	MC7818*		22/35	180	180	2.3	1
.511		1900	MC7818B#	T .598110V 30	22/33	360	360	The ran	1, 221A
wo	ad eni	dropp	MC7818C	MC7918C	21/35	300	300		1, 2214
- 11	±0.7	HALL	MC7818A*	-		31	50		1
	_0.7		MC7818AC	THE REAL PROPERTY.	ar to sso	31313	100		1, 221A
	± 0.9		LM140-18*			180	180		1
	± 0.9		LM340-18	_	(may	180	160	Hary St	XIIA
1	-14	3000	MC78T18*		20.6/40	31	25	0.36	1
61.8	e which	3000	MC78T18C	SO INCOME IN THE	20.0/40	31	20	0.36	1, 221A
20		560			00/15		40-	diw pai	CONTRACT OF
20	± 1.0	500	MC78M20C	_	22/40	10	400	1.1	79, 221A
24	± 2.4	100	MC78L24C	MC79L24C	25.7/40	350	200	-	29, 79
	±1.2		MC78L24AC	MC79L24AC		300			
	Maria Maria	500	MC78M24C	_	26/40	100	480	1.2	79, 221A
		1500	MC7824*		28/40	240	240	3.0	1
123	age. ı	HOY IN	MC7824B#	novia_s tot	R AOTUSE	480	480	Percent	1, 221A
			MC7824C	MC7924C	27:40	di ni no	Vig. 878	ifications	oots:
	±1.0		MC7824A*		27.3/40	36	50		1
			MC7824AC	_		1/1	100	Irma C 4	1, 221A
	±1.2		LM140-24*			240	240	angela li	1
est	L'inou	nut cur	LM340-24	for a given d	t voltage	n outpu	change	Percent	
		3000	MC78T24*	sets of Section	26.7/40	36	25	0.48	1
			MC78T24C				100		1, 221A

[#]T $_J$ = -40 to +125°C *T $_J$ = -55 to +150°C †Output Voltage Tolerance for Worst Case

C. SPECIALTY REGULATORS AND SWITCHING REGULATOR CONTROL CIRCUITS

In addition to the regulators of Tables 17-1 and 17-2, Motorola offers two specialty regulators: the MC1568/MC1468 \pm 15 V Tracking regulator and the MC1466 Precision Floating regulator. General specifications for these regulators are shown in Table 17-3. More complete data on these devices can be found in the data sheets of Section 18. An explanation of the column headings shown in Table 17-3 follows:

Device

Motorola part number for the IC regulator. (No symbol indicates 0° C to $+70^{\circ}$ C operating ambient temperature range. * indicates -55° C to $+125^{\circ}$ C operating ambient temperature range.)

Output Voltage (Vo)

For the tracking regulators, the value of the preset output voltage. (Methods for obtaining adjustable output voltages are shown in Section 3.)

For the floating regulators, the range of output voltages that can be obtained with the regulator.

* Indicates that the maximum obtainable output voltage is dependent only on the characteristics of the external pass element.

Maximum Output Current (IO max)

Absolute maximum output current that can be obtained without damaging regulator. (Methods for obtaining increased output current are shown in Section 3.)

* Indicates that the maximum obtainable output current is dependent only on the characteristics of the external pass element.)

Input Voltage (Vin)

The range of allowable DC input voltage. This is an instantaneous value. Exceeding maximum V_{IN} could result in regulator damage, while dropping below minimum value will cause loss of regulation.

Auxiliary Supply Voltage (Vaux)

The floating regulators require an additional dedicated voltage source which is floating with respect to the output ground. The values given are the limits for this auxiliary supply voltage.

Line Regulation (Reg_{line})

Percent change in output voltage for a given change in input voltage. Test specifications are given in the data sheets of Section 18.

Load Regulation (Reg_{load})

Percent change in output voltage for a given change in output current. Test specifications are given in the data sheets of Section 18.

Load Current Regulation

Percent change in output current for a given change in load voltage while in the current regulation mode. Test specifications are given in the data sheets of Section 18.

Typical Temperature Coefficient of Output Voltage (TC of Vo)

Typical percent change in output voltage per degree Celsius change in junction temperature.

Maximum Power Dissipation (PDmax)

Maximum power which device can safely dissipate when case temperature is held at $+25^{\circ}$ C; and junction temperature is at its maximum value of $+125^{\circ}$ C. For complete thermal information, consult data sheets in Section 18. For heat sinking information, see Section 15.

Package

Case 603C: 10-pin "TO-5" type metal can

Case 614: 9-pin "TO-66" type can

Case 632: 14-pin ceramic dual-in-line package

For detailed outline drawings of these case styles, consult Section 18.

TABLE 17-3 SPECIALTY REGULATORS

FLOATING REGULATORS

	VOL	TPUT TAGE	MAX OUTPUT		ILIARY	LINE	LOAD	CURRENT	TYPICAL		
DEVICE	MIN	MAX		MIN MAX		The state of the s	REGULATION	TC OF Vo	PDMAX	PACKAGE	
MC1566L*	0	*		20V	35V	.01% + 1mV	.01% + 1mV	.1% + 1mA	±.006%/°C	.75W	632
MC1466L	0	*	851 + ca 88	21V	30V	.03% + 3mV	.03% + 3mV	.1% + 1mA	±.01%/°C	.75W	632

TRACKING REGULATORS

	OUTPUT VOLTAGE (Vo) MIN MAX OUTPUT CURRENT IoMAX MIN MAX IOMAX INPUT VOLTAGE (Vin) REGULATION %Vo		and the same of th	VOLTAGE		LINE REGULATION	LOAD REGULATION	TYPICAL	V ₀₀₂ = W ₀ = 5 V = V ₁₀ 15 V = V ₁₀	
DEVICE			%Vo	%Vo	TC of Vo	PDMAX	PACKAGE			
MC1568G*	± 14.8V	± 15.2V	± 100mA	± 17V	± 30V	.13%	.2%	±.006%/°C	.8W	603C
MC1568L*	± 14.8V	± 15.2V	± 100mA	± 17V	± 30V	.13%	.2%	±.006%/°C	1.0W	632
MC1568R*	± 14.8V	± 15.2V	± 100mA	± 17V	± 30V	.13%	.2%	±.006%/°C	2.4W	614
MC1468G	± 14.5V	± 15.5V	± 100mA	± 17V	±30V	.13%	.2%	±.013%/°C	.8W	603C
MC1468L	± 14.5V	± 15.5V	± 100mA	± 17V	± 30V	.13%	.2%	±.013%/°C	1.0W	632
MC1468R	± 14.5V	± 15.5V	± 100mA	± 17V	±30V	.13%	.2%	±.013%/°C	2.4W	614

Voltage References

Output Voltage	Device Type	Voltage Tolerance	Temperature Coefficient ppm/°C	Operating Current	Dynamic Impedance Ω	Description	Case
1.235 V	**LM385	±1%	20	10μA to 20mA	1	Micro Power Voltage Reference	29
2.5V to 36V	TL 431	± 2%	50	1 to 100mA	0.22	Adjustable Precision Shunt Regulator	626,29 693

^{· *} To be introduced

V _{out} Volts Typ	IO mA Max	ΔV _{out} /ΔT ppm/°C Max	Device Number	Regline mV Max	Regload mV Max	T _A °C	Case	
2.5 ± 5.0 mV	±10	25	MC1400U2	3.0	10	0 to +70	693	
		10	MC1400AU2	(Note 1)	(Note 4)	enizzi(L vs	mod know	
		40	MC1500U2			-55 to +125		
emperature i		10	MC1500AU2	an salely	th device	ariw rawor	enturary.	
2.5 ± 25 mV	10	40	MC1403	3.0/4.5	10	0 to +70	693, 79	
oltamoo'mi ni		25	MC1403A	(Note 2)	(Note 5)		information i	
		55	MC1503	3 3/12-12-13/	0111.1203.200 0.0	- 55 to + 125	5.7	
		25	MC1503A					
5.0 ± 10 mV	±10	25	MC1400U5	4.0	20	0 to +70	693	
		10	MC1400AU5	(Note 1)	(Note 4)			
		40	MC1500U5			-55 to +125		
		10	MC1500AU5					
5.0 ± 50 mV	10	40	MC1404U5	6.0	10	0 to +70	clage-	
		25	MC1404AU5	(Note 3)	(Note 5)			
		55	MC1504U5	in equi	c-OT me	-55 to +125	Case	
		25	MC1504AU5	peo saut	Paalor"	Std. 9-min	AZET :	
6.25 ± 10 mV	±10	25	MC1400U6	4.0	20	0 to +70	693	
		10	MC1400AU6	(Note 1)	(Note 4)	0321 14-pt	Case	
81 m		40	MC1500U6			-55 to +125		
.01 180	m 30	10	MC1500AU6	ISSU VICTORIA	ay egus mai	n Aminaha		
6.25 ± 60 mV	10	40	MC1404U6	6.0	10	0 to +70		
		25	MC1404AU6	(Note 3)	(Note 5)			
		55	MC1504U6		398	-55 to +125		
		25	MC1504AU6					
10 ± 20 mV	± 10	25	MC1400U10	4.0	20	0 to +70		
		10	MC1400AU10	(Note 1)	(Note 4)			
EVENCAL		40	MC1500U10		BEARION	-55 to +125		
VANCE NAME		10	MC1500AU10	Animales A. Animales	WANT LAND	CURRENT		
10 ± 100 mV	10	40	MC1404U10	6.0	10	0 to +70		
ANAC DUNINGS		25 .	MC1404AU10	(Note 3)	(Note 5)			
Wat. Dranto		55	MC1504U10	VmE+arco.	voc vrs	-55 to +125		
		25	MC1504AU10					

Notes: $\begin{aligned} &\text{Notes:} \\ &1. &(\text{Vout \pm IV)} \leqslant \text{V}_{in} \leqslant 40 \text{ V} \\ &2. &4.5 \text{ V} \leqslant \text{V}_{in} \leqslant 15 \text{ V} \\ &15 \text{ V} \leqslant \text{V}_{in} \leqslant 40 \text{ V} \\ &3. &(\text{Vout \pm 2.5 V)} \leqslant \text{V}_{in} \leqslant 40 \text{ V} \\ &4. &-10 \text{ mA} \leqslant \text{I}_L \leqslant 10 \text{ mA} \\ &5. &0 \text{ mA} \leqslant \text{I}_L \leqslant 10 \text{ mA} \end{aligned}$

Switching Regulator Control Circuits

Motorola offers a complete line of switching regulator I.C.s to meet the various demands of the market. Table 17-4 lists devices offered along with key parameters. For detailed specifications, refer to Section 18.

An explanation of the column headings shown in Table 17-4 follows:

Maximum Output Current (IO max)

This is the maximum output current capability of the switching control circuit outputs. Most of the devices have dual push-pull outputs, except for the MC34060/35060 and μ A78S40 devices which are single ended.

Supply Voltage (V_{CC}) min/max

Minimum applied voltage to V_{CC} in which normal operation occurs. Maximum applied voltage to V_{CC} , beyond which damage to the I.C. can occur. The TL495 has an internal 39 volt zener and therefore can be operated from supplies greater than 40 volts with a series current limiting resistor. For detail specifications, refer to Section 18.

Oscillator Frequency (fo)

The range in which the oscillator will operate to effectively drive the internal logic and outputs.

Package

Case 620: 16-pin ceramic dual-in-line package

Case 632: 14-pin ceramic dual-in-line package

Case 646: 14-pin plastic dual-in-line package

Case 648: 16-pin plastic dual-in-line package


Case 701: 18-pin plastic dual-in-line package

Case 726: 18-pin ceramic dual-in-line package

TABLE 17-4
SWITCHING REGULATOR CONTROL CIRCUITS

lo mA	Vo	C Its	.81 dok	o Hz	Device	ailed spect	T _A	
Max	Min	Max	Min	Max	Number	Suffix	outes c	Case
40	10	30	2.0	100	MC3420	Р	0 to +70	648
						Curtent d	roum Output	620
					MC3520	L	-55 to +125	620
250°	7.0	40	1.0	300	MC34060	P	0 to + 70	646
	PE LINE	pt for th	MS, exce	dino iint	-usnd igne a	L	IS. IVIOSI OF EIK	632
	-1			ne ended	MC35060	COSI LOD O	55 to +125	632
250	7.0	40	1.0	300	TL494	CN	0 to +70	648
						CJ	3 admino.	620
					to Voc in w		- 25 to +.85	648
	,19000 (e to the	n damag		DO IJ	-25 10 +.85	620
	idns mo		n be op	to snoter	ener and the	MJ	-55 to +125	620
250	II specifi	> 40**	1.0	300	TL495	CN	0 to +70	707
						CJ	refer to Sect	726
						IN	-25 to +85	707
						IJ	- 25 to +85	726
Ism	the inte	elv drive	ef fectiv	perate to	SG3525A	nich Nhe old	0° to +70	648
					SG3525A	J	0 to +70	620
± 400	8	40	0.1	400	SG2525A	N	40.105	648
					SG2525A	J	- 40 to +85	620
					SG1525A	J	-55 to +125	620
					SG3527A	N	0.470	648
					SG3527A	J	0 to +70	620
± 400	8	40	0.1	400	SG2527A	N	40.4 05	648
					SG2527A	J	-40 to +85	620
				package	SG1527A	oin ceramic	-55 to +125	620
				package	SG3526	mis No nio	41 050000	707
				ackage	SG3526	oin reastic	0 to +70	726
± 200	8	40	0.001	400	SG2526	N	Caso, 648: 16-	707
				ackage	SG2526	oin clastic c	- 40 to +85	726
				package	SG1526	oin curamic	-55 to +125	726
					μA78S40	PC	070	648
1500	2.5	40	1	40	μA78S40	DC	0 to +70	THE STATE OF
					μA78S40	DM	- 55 to + 125	620
	8	20	20	70	TDA4600	-	-15 to +85	762

^{*}Single output device
**Internal 39 V zener for > 40 volt operation





LM109 LM209 LM309


MONOLITHIC POSITIVE THREE - TERMINAL FIXED VOLTAGE REGULATOR


A versatile positive fixed +5.0-volt regulator designed for easy application as on on-card, local voltage regulator for digital logic systems. Current limiting and thermal shutdown are provided to make the units extremely rugged.

In most applications only one external component, a capacitor, is required in conjunction with the LM109 Series devices. Even this component may be omitted if the power-supply filter is not located an appreciable distance from the regulator.


- High Maximum Output Current Over 1.0 Ampere in TO-3 type Package — Over 200 mA in TO-39 type Package.
- Minimum External Components Required
- Internal Short-Circuit Protection
- Internal Thermal Overload Protection
- Excellent Line and Load Transient Rejection
- Designed for Use with Popular MDTL and MTTL Logic

POSITIVE VOLTAGE REGULATOR





ORDERING	SINFORMATION	
Device	Temperature Range	Package
LM109H	$T_J = -55^{\circ}C \text{ to } +150^{\circ}C$	Metal Can
LM109K	$T_J = -55^{\circ}C \text{ to } + 150^{\circ}C$	Metal Power
LM209H	$T_J = -55^{\circ}C \text{ to } + 150^{\circ}C$	Metal Can
LM209K	$T_J = -55^{\circ}C \text{ to } + 150^{\circ}C$	Metal Power
LM309H	$T_J = 0^{\circ}C \text{ to } + 125^{\circ}C$	Metal Can
LM309K	$T_J = 0^{\circ}C \text{ to } + 125^{\circ}C$	Metal Power



FIXED 5.0 V REGULATOR Input C1* 0.22 µF Ground Ground

TYPICAL APPLICATION

*Required if regulator is located an appreciable distance from power supply filter. Although no output capacitor is needed for stability, it does improve transient response.

LM109, LM209, LM309

MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Input Voltage	Vin	35	Vdc	
Power Dissipation	PD	Internally Limited		
Junction Temperature Range LM109 LM209 LM309	ТЈ	-55 to +150 -55 to +150 0 to +125	oC.	
Storage Temperature Range	T _{stg}	-65 to +150	oC	
Lead Temperature (soldering, t = 60 s)	TS	300	oC	

ELECTRICAL CHARACTERISTICS

	1		LM109/LM	209 ①	E SE	LM309	2)	Unit
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	
Output Voltage (T _J = +25°C)	V _O	4.7	5.05	5.3	4.8	5.05	5.2	Vdc
Input Regulation (T _J = +25°C) $7.0 \le V_{in} \le 25 \text{ V}$	Regin	-	4.0	50		4.0	50	mV
Load Regulation (T $_J$ - +25 $^{\circ}$ C) Case 11.01 (type TO-3) 5.0 mA \leq 1 $_O$ \leq 1.5A Case 79.02 (TO-39) 5.0 mA \leq 1 $_O$ \leq 0.5A	Regload	-	50 20	100		50 20	100	mV
Output Voltage Range 7.0 V \leq V ₁ n \leq 25 V 5.0 mA \leq I _O \leq I _{max} , P \leq P _{max}	V _O	4.6		5.4	4.75	- et let tasiet	5.25	Vdc
Quiescent Current (7.0 V \leq V _{in} \leq 25 V) Quiescent Current Change (7.0 V \leq V _{in} \leq 25 V) 5.0 mA \leq I _Q \leq I _{max}	I _B		5.2	10 0.5 0.8	nenov St	5.2	10 0.5 0.8	mAd
Output Noise Voltage ($T_A = +25^{\circ}C$) 10 Hz \leq f \leq 100 kHz	VN		40			40		μV
Long Term Stability	S	-	-	10	-	-	20	mV
Thermal Resistance, Junction to Case ③ Case 1 (type TO-3)	θJC	_	3.0			3.0		°C/W
Case 79-02 (TO-39)	1 3	_	15		_	15		

NOTES

- ① Unless otherwise specified, these specifications apply for $.55^{\circ}\text{C} \le \text{T}_J \le +150^{\circ}\text{C} \le \text{T}_J \le +150^{\circ}\text{C}$ for the LM209). For Case 79.02 (TO 39) $\text{V}_{\text{in}} = 10 \text{ V}$, $\text{I}_{\text{O}} = 0.1 \text{ A}$, $\text{I}_{\text{max}} = 0.2 \text{ A}$ and $\text{P}_{\text{max}} = 2.0 \text{ W}$. For Case 1 (type TO-3) $\text{V}_{\text{in}} = 10 \text{ V}$, $\text{I}_{\text{O}} = 0.5 \text{ A}$, $\text{I}_{\text{max}} = 1.0 \text{ A}$ and $\text{P}_{\text{max}} = 20 \text{ W}$.
- ② Unless otherwise specified, these specifications apply for $0^{\circ}C \leqslant T_{J} \leqslant +125^{\circ}C$, $V_{in} = 10V$. For Case 79-02 (TO-39) $I_{Q} = 0.1A$, $I_{max} = 0.2A$ and $P_{max} = 2.0$ W. For Case 1 (type TO-3) $I_{Q} = 0.5$ A, $I_{max} = 1.0$ A and $P_{max} = 2.0$ W.
- Without a heat sink, the thermal resistance of the Case 79 02 (TO-39) package is about 150°C/W, while that of the Case 1 (type TO 3) package is approximately 35°C/W. With a heat sink, the effective thermal resistance can only approach the values specified, depending on the efficiency of the heat sink.

TYPICAL CHARACTERISTICS

(Vin = 10 V, TA = +25°C unless otherwise noted.)

FIGURE 1 – MAXIMUM AVERAGE POWER DISSIPATION (LM109K, LM209K)





FIGURE 2 — MAXIMUM AVERAGE POWER DISSIPATION (LM109H, LM209H)



NO HEAT SINK

50

1.0

0.1

25

0.5

TYPICAL CHARACTERISTICS (continued) (Vin = 10 V, TA = +25°C unless otherwise noted.)

150

FIGURE 3 - MAXIMUM AVERAGE POWER DISSIPATION (LM309K) 100 50 8 INFINITE HEAT SINK POWER DISSIPATION 10 WAKE FIELD = HEAT SINK = 680-75 OR EQUIV 5.0

FIGURE 4 - MAXIMUM AVERAGE POWER DISSIPATION (LM309H)




FIGURE 5 - OUTPUT IMPEDANCE versus FREQUENCY

TA , AMBIENT TEMPERATURE (°C)




FIGURE 6 - PEAK OUTPUT CURRENT (K PACKAGE)




FIGURE 7 - PEAK OUTPUT CURRENT (H PACKAGE)





FIGURE 8 - RIPPLE REJECTION



TYPICAL CHARACTERISTICS (continued)

FIGURE 9 - DROPOUT VOLTAGE




FIGURE 10 – DROPOUT CHARACTERISTIC (K PACKAGE)




FIGURE 11 - OUTPUT VOLTAGE




FIGURE 12 - OUTPUT NOISE VOLTAGE




FIGURE 13 - QUIESCENT CURRENT





FIGURE 14 - QUIESCENT CURRENT



TYPICAL APPLICATIONS

FIGURE 15 - ADJUSTABLE OUTPUT REGULATOR




FIGURE 17 – 5.0-VOLT, 3.0-AMPERE REGULATOR (with plastic boost transistor)




FIGURE 19 - 5.0-VOLT, 10-AMPERE REGULATOR




FIGURE 16 - CURRENT REGULATOR




FIGURE 18 – 5.0 VOLT, 4.0-AMPERE TRANSISTOR (with plastic Darlington boost transistor)





FIGURE 20 – 5.0-VOLT, 10-AMPERE REGULATOR (with Short-Circuit Current Limiting for Safe-Area Protection of pass transistors)





LM117 LM217 LM317

3-TERMINAL ADJUSTABLE OUTPUT POSITIVE VOLTAGE REGULATOR

The LM117/217/317 are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 1.5 A over an output voltage range of 1.2 V to 37 V. These voltage regulators are exceptionally easy to use and require only two external resistors to set the output voltage. Further, they employ internal current limiting, thermal shutdown and safe area compensation, making them essentially blow-out proof.

The LM117 series serve a wide variety of applications including local, on card regulation. This device also makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the LM117 series can be used as a precision current-regulator.

- Output Current in Excess of 1.5 Ampere in TO-3 and TO-220 Packages
- Output Current in Excess of 0.5 Ampere in TO-39 Package
- Output Adjustable between 1.2 V and 37 V
- Internal Thermal Overload Protection
- Internal Short-Circuit Current Limiting Constant with Temperature
- Output Transistor Safe-area Compensation
- Floating Operation for High Voltage Applications
- Standard 3-lead Transistor Packages
 - Eliminates Stocking Many Fixed Voltages


STANDARD APPLICATION Vout IAdj Adjust Cin 0.1 µF R2


- * = C_{in} is required if regulator is located an appreciable distance from power supply filter.
- ** = C_o is not needed for stability, however it does improve transient response.


Since I_{Adj} is controlled to less than 100 μA , the error associated with this term is negligible in most applications

3-TERMINAL ADJUSTABLE POSITIVE VOLTAGE REGULATOR

SILICON MONOLITHIC INTEGRATED CIRCUIT







ORDERING INFORMATION

Device	Temperature Range	Package
LM117H	$T_J = -55^{\circ}C \text{ to } +150^{\circ}C$	Metal Can
LM117K	$T_{.J} = -55^{\circ}C \text{ to } +150^{\circ}C$	Metal Power
LM217H	$T_J = -25^{\circ}C$ to $+150^{\circ}C$	Metal Can
LM217K	$T_J = -25^{\circ}C$ to $+150^{\circ}C$	Metal Power
LM317H	$T_J = 0^{\circ}C \text{ to } +125^{\circ}C$	Metal Can
LM317K	$T_J = 0^{\circ}C \text{ to } +125^{\circ}C$	Metal Power
LM317T	$T_1 = 0^{\circ}C \text{ to } +125^{\circ}C$	Plastic Power

LM117, LM217, LM317

MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Input-Output Voltage Differential	V _I -V _O	40	Vdc	
Power Dissipation	PD	Internally Limited		
Operating Junction Temperature Range LM117 LM217 LM317	LT USTABLE NGE REDULI	-55 to +150 -25 to +150 0 to +125	°C	
Storage Temperature Range	T _{stg}	-65 to +150	°C	

ELECTRICAL CHARACTERISTICS (V₁ - V₀ = 5 V; I₀ = 0.5 A for K and T packages; I₀ = 0.1 A for H package; T_J = T_{low} to T_{high} [see Note 1]; I_{max} and P_{max} per Note 2; unless otherwise specified.)

	7.55	a marks no	L	M117/21	7	Min hou	LM317	into Tares	ertz.
Characteristic	Figure	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Line Regulation (Note 3) $T_A = 25^{\circ}C$, 3 V \leq V ₁ $-$ V ₀ \leq 40 V	1 phil	Regline	aligos ti	0.01	0.02	151 EST 151	0.01	0.04	%/V
Load Regulation (Note 3) $T_A = 25^{\circ}C$, 10 mA $\leq I_O \leq I_{max}$	2	Regload	hengeng	0 - ,10f8l	10 1 10 gc	etanive.	oldsras	(bs - st	mia
$V_0 \le 5 V$ $V_0 \ge 5 V$	Jites Jas	ans adition and	nusgrad ig sas i	5 0.1	15 0.3	TLI M	5 0.1	25 0.5	mV % VO
Adjustment Pin Current	3	¹ Adj	-	50	100	-	50	100	μΑ
Adjustment Pin Current Change 2.5 V \leq V ₁ $-$ V ₀ \leq 40 V 10 mA \leq I _L \leq I _{max} , P _D \leq P _{max}	1, 2	∆lAdj	Of m s	0.2	5	ord n	0.2	5	μА
Reference Voltage (Note 4) $3 \text{ V} \le \text{V}_1 - \text{V}_0 \le 40 \text{ V}$ $10 \text{ mA} \le \text{I}_0 \le \text{I}_{\text{max}}, \text{P}_0 \le \text{P}_{\text{max}}$	3	V _{ref}	1.20	1.25	1.30	1.20	1.25	1.30	V
Line Regulation (Note 3)	1 915	Regline	w snestan	0.02	0.05	O /1.20	0.02	0.07	%/V
Load Regulation (Note 3) 10 mA ≤ I _O ≤ I _{max}	2	Regload	ications	prama	toV rigi	on for I	oneterna i interesso	prissal	
$V_0 \le 5 V$ $V_0 \ge 5 V$				20 0.3	50 1	12157761	20 0.3	70 1.5	mV %VO
Temperature Stability ($T_{low} \le T_J \le T_{high}$)	3	TS	-	0.7	-	-	0.7	-	%VO
Minimum Load Current to Maintain Regulation $(V_I - V_O = 40 \text{ V})$	3	Lmin		3.5	5	-	3.5	10	mA
Maximum Output Current $V_1 - V_0 \le 15 \text{ V}, P_0 \le P_{\text{max}}$	3	I _{max}	MOI	AJIJA	AURA	MAIS			A
K and T Packages H Package			1.5 0.5	0.8	160.7	1.5 0.5	0.8	Ξ.	
$V_I - V_O = 40 \text{ V}$, $P_D \le P_{max}$, $T_A = 25^{\circ}\text{C}$ K and T Packages H Package			0.25	0.4	-	0.15	0.4	-	
RMS Noise, % of V_O $T_A = 25^{\circ}C$, 10 Hz \leq f \leq 10 KHz	-	N		0.003	J. DA	-	0.003	_	%VO
Ripple Rejection, V_O = 10 V, f = 120 Hz (Note 5) Without C_{ADJ} C_{ADJ} = 10 μ F	4	RR	- 66	65 80	-	- 66	65 80	-	dB
Long Term Stability, $T_J = T_{high}$ (Note 6) $T_A = 25^{\circ}C$ for Endpoint Measurements	3	S	_	0.3	1	_	0.3	1	%/1.0k Hrs
Thermal Resistance Junction to Case H Package (TO-39) K Package (TO-3) T Package (TO-220)	-	R _θ JC	-	12 2.3	15 3	-	12 2.3 5	15 3 —	°C/W

NOTES: (1) $T_{low} = -55^{\circ}C$ for LM117 $T_{high} = +150^{\circ}C$ for LM117 $= -25^{\circ}C$ for LM217 $= +150^{\circ}C$ for LM217

= 0°C for LM317

= +125°C for LM317

(2) Imax = 1.5 A for K (TO-3) and T (TO-220) Packages

= 0.5 A for H (TO-39) Package

Pmax = 20 W for K (TO-3) and T (TO-220) Packages = 2 W for H (TO-39) Package

(3) Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

(4) Selected devices with tightened tolerance reference voltage available.

(5) CADJ, when used, is connected between the adjustment pin and ground.

(6) Since Long Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to






FIGURE 1 - LINE REGULATION AND $\Delta I_{Adj}/LINE$ TEST CIRCUIT




FIGURE 2 - LOAD REGULATION AND \$\Delta I_{Adj}/LOAD TEST CIRCUIT




FIGURE 3 - STANDARD TEST CIRCUIT









FIGURE 4 - RIPPLE REJECTION TEST CIRCUIT

















FIGURE 11 - RIPPLE REJECTION VS OUTPUT VOLTAGE




FIGURE 12 - RIPPLE REJECTION VS. OUTPUT CURRENT




FIGURE 13 - RIPPLE REJECTION VS. FREQUENCY




FIGURE 14 - OUTPUT IMPEDANCE




FIGURE 15 - LINE TRANSIENT RESPONSE





FIGURE 16 - LOAD TRANSIENT RESPONSE



APPLICATIONS INFORMATION

BASIC CIRCUIT OPERATION


The LM117 is a 3-terminal floating regulator. In operation, the LM117 develops and maintains a nominal 1.25 volt reference (V_{ref}) between its output and adjustment terminals. This reference voltage is converted to a programming current (I_{PROG}) by R1 (see Figure 17), and this constant current flows through R2 to ground. The regulated output voltage is given by:

$$V_{out} = V_{ref} (1 + \frac{R2}{R1}) + I_{Adj} R2$$

Since the current from the adjustment terminal (I_{Adj}) represents an error term in the equation, the LM117 was designed to control I_{Adj} to less than 100 μ A and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

Since the LM117 is a floating regulator, it is only the voltage differential across the circuit which is important to performance, and operation at high voltages with respect to ground is possible.

FIGURE 17 - BASIC CIRCUIT CONFIGURATION



LOAD REGULATION

The LM117 is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

EXTERNAL CAPACITORS

A 0.1 μ F disc or 1 μ F tantalum input bypass capacitor (Cin) is recommended to reduce the sensitivity to input line impedance.

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor (C_{ADJ}) prevents ripple from being amplified as the output voltage is increased. A 10 μ F capacitor should improve ripple rejection about 15dB at 120 Hz in a 10 volt application.

Although the LM117 is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance (C_0) in the form of a 1 μF tantalum or 25 μF aluminum electrolytic capacitor on the output swamps this effect and insures stability.

PROTECTION DIODES

When external capacitors are used with any I.C. regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

Figure 18 shows the LM117 with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values ($C_0 > 25~\mu F,~C_{ADJ} > 10~\mu F$). Diode D₁ prevents C_0 from discharging thru the I.C. during an input short circuit. Diode D₂ protects against capacitor CADJ discharging through the I.C. during an output short circuit. The combination of diodes D1 and D2 prevents CADJ from discharging through the I.C. during an input short circuit.

FIGURE 18 – VOLTAGE REGULATOR WITH PROTECTION DIODES




FIGURE 19 — "LABORATORY" POWER SUPPLY WITH ADJUSTABLE CURRENT LIMIT AND OUTPUT VOLTAGE




FIGURE 20 - ADJUSTABLE CURRENT LIMITER




FIGURE 22 - SLOW TURN-ON REGULATOR




FIGURE 21 - 5 V ELECTRONIC SHUT DOWN REGULATOR





FIGURE 23 - CURRENT REGULATOR





LM117L LM217L LM317L

3-TERMINAL ADJUSTABLE OUTPUT POSITIVE VOLTAGE REGULATOR

The LM117L/217L/317L are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 100 mA over an output voltage range of 1.2 V to 37 V. These voltage regulators are exceptionally easy to use and require only two external resistors to set the output voltage. Further, they employ internal current limiting, thermal shutdown and safe area compensation, making them essentially blow-out proof.


The LM117L series serves a wide variety of applications including local, on card regulation. This device also makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the LM117L series can be used as a precision current regulator.

- Output Current in Excess of 100 mA
- Output Adjustable Between 1.2 V and 37 V
- Internal Thermal Overload Protection
- Internal Short-Circuit Current Limiting
- Output Transistor Safe-Area Compensation
- Floating Operation for High Voltage Applications
- Standard 3-Lead Transistor Packages
- Eliminates Stocking Many Fixed Voltages

LOW-CURRENT 3-TERMINAL ADJUSTABLE POSITIVE VOLTAGE REGULATOR


SILICON MONOLITHIC INTEGRATED CIRCUIT





- = C_{in} is required if regulator is located an appreciable distance from power supply filter.
- ** = C_0 is not needed for stability, however it does improve transient response.

Since I_{Adj} is controlled to less than 100 $\mu A,$ the error associated with this term is negligible in most applications



ORDERING INFORMATION

Device	Temperature Range	Package
LM117LH	$T_J = -55^{\circ}C \text{ to } + 150^{\circ}C$	Metal Can
LM217LH	$T_J = -25^{\circ}C \text{ to } + 150^{\circ}C$	Metal Can
LM317LH	$T_J = 0^{\circ}C \text{ to } + 125^{\circ}C$	Metal Can
LM317LZ	$T_J = 0^{\circ}C \text{ to } + 125^{\circ}C$	Plastic

LM117L, LM217L, LM317L

MAXIMUM RATINGS

Rating		Symbol	Value	Unit
Input-Output Voltage Differential		V _I -V _O	40	Vdc
Power Dissipation		PD	Internally Limited	
Operating Junction Temperature Range	LM117L LM217L LM317L	ТЈ	-55 to +150 -25 to +150 0 to +125	°C
Storage Temperature Range		T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS

(V_I - V_O = 5 V; I_O = 40 mA; T_J = T_{low} to T_{high} [see Note 1]; I_{max} and P_{max} per Note 2; unless otherwise specified.)

		918 21019	LN	1117L/21	17L	W.C. 1	LM317L	saide b	erulo
Characteristic	Figure	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Line Regulation (Note 3) $T_A = 25^{\circ}C$, $3 \text{ V} \leq \text{V}_I \text{-V}_0 \leq 40 \text{ V}$	1	Regline	interna no Te an	0.01	0.02	agn. Fu	0.01	0.04	%/V
Load Regulation (Note 3), T_A = 25°C 5 mA \leq $I_O \leq$ I_{max} — LM117L/217L 10 mA \leq $I_O \leq$ I_{max} — LM317L $V_O \leq$ 5V $V_O \geq$ 5 V	2	Regload	tnoitea e na ca aldamne	5 0.1	15 0.3	et proof serves a soo. Th tching	5 0.1	25 0.5	mV % Vo
Adjustment Pin Current	3	^I Adj	revisioner.	50	100	eivez IV	50	100	μΑ
Adjustment Pin Current Change $2.5 \ V \leqslant V_I \text{-}V_O \leqslant 40 \ V, P_D \leqslant P_{max} \\ 5 \ \text{mA} \leqslant I_O \leqslant I_{max} - \text{LM117L/217L} \\ 10 \ \text{mA} \leqslant I_O \leqslant I_{max} - \text{LM317L}$	1,2	∆lAdj		0.2	Ar. 00	To rees	0.2	5	μA Θ θ
Reference Voltage (Note 4) $3 \text{ V} \leq \text{V}_1\text{-V}_0 \leq 40 \text{ V}, P_D \leq P_{\text{max}}$ $5 \text{ mA} \leq I_0 \leq I_{\text{max}} - \text{LM117L/217L}$ $10 \text{ mA} \leq I_0 \leq I_{\text{max}} - \text{LM317L}$	3	V _{ref}	1.20	1.25	1.30	1.20	1.25	1.30	
Line Regulation (Note 3) $3 \text{ V} \leq \text{V}_{\text{I}} \cdot \text{V}_{\text{O}} \leq 40 \text{ V}$	1	Regline	_	0.02	0.05	R so <u>n</u> sian	0.02	0.07	%/V
Load Regulation (Note 3) $5 \text{ mA} \le I_0 \le I_{\text{max}} - \text{LM117L/217L}$ $10 \text{ mA} \le I_0 \le I_{\text{max}} - \text{LM317L}$	2	Regload		296	anov ba	i I ynslu	postorie	30 Rains	
$V_0 \le 5 V$ $V_0 \ge 5 V$			=	0.3	50	-	0.3	70	mV %VO
Temperature Stability ($T_{low} \le T_J \le T_{high}$)	3	TS	_	0.7	-	-	0.7	-	%Vo
Minimum Load Current to Maintain Regulation (V _I -V _O = 40 V)	3	^I Lmin	_100	3.5	5		3.5	10	mA
$\begin{array}{l} \text{Maximum Output Current} \\ \text{V}_{\text{I}}\text{-V}_{\text{O}} \leqslant 20 \text{ V, } P_{\text{D}} \leqslant P_{\text{max}} \text{ H Package} \\ \text{V}_{\text{I}}\text{-V}_{\text{O}} \leqslant 6.25 \text{ V, } P_{\text{D}} \leqslant P_{\text{max}} \text{ Z Package} \\ \text{V}_{\text{I}}\text{-V}_{\text{O}} = 40 \text{ V, } P_{\text{D}} \leqslant P_{\text{max}}, T_{\text{A}} = 25^{\circ}\text{C} \\ \text{H Package} \\ \text{Z Package} \end{array}$	3	I _{max}	100	200 200 50 20	huibA ,	100 1005	200 200 50 20		A
RMS Noise, % of V _O T _A = 25°C, 10 Hz ≤ f ≤ 10 kHz	-	N		0.003	38	_	0.003	_	%Vo
Ripple Rejection (Note 5) V _O = 1.25 V, f = 120 Hz C _{ADJ} = 10 µF V _O = 10.0 V	4	RR	66 —	80 80		60	80 80	-	dB
Long Term Stability, T _J = T _{high} (Note 6) T _A = 25°C for Endpoint Measurements	3	S		0.3	1	_	0.3	1	%/1.0 Hrs.
Thermal Resistance Junction to Case H Package (TO-39) Z Package (TO-92)		$R_{ heta JC}$	est opnati malangsk i	40	(US OB DESI	elor is los cability, h	40 160	donar _{de} dogena 260 di pr	°C/W

NOTES:

(1) T_{low} = -55°C for LM117L -25°C for LM217L 0°C for LM317L Thigh = +150°C for LM117L = +150°C for LM217L = +125°C for LM317L

(2) I_{max} = 100 mA

P_{max} = 2 W for H (TO-39) Package = 625 mW for Z (TO-92) Package

- (3) Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.
- (4) Selected devices with tightened tolerance reference voltage available.
- (5) C_{ADJ}, when used, is connected between the adjustment pin and ground.
- (6) Since Long Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.




FIGURE 1 - LINE REGULATION AND $\Delta I_{Adj}/LINE TEST CIRCUIT$




FIGURE 2 – LOAD REGULATION AND $\Delta I_{\mbox{Adj}}/\mbox{LOAD}$ TEST CIRCUIT




FIGURE 3 - STANDARD TEST CIRCUIT








FIGURE 4 - RIPPLE REJECTION TEST CIRCUIT





LM117L, LM217L, LM317L














1.260




FIGURE 11 - TEMPERATURE STABILITY




FIGURE 12 - ADJUSTMENT PIN CURRENT




FIGURE 13 - LINE REGULATION

TJ, JUNCTION TEMPERATURE (°C)




FIGURE 14 - OUTPUT NOISE




FIGURE 15 - LINE TRANSIENT RESPONSE





FIGURE 16 - LOAD TRANSIENT RESPONSE



BASIC CIRCUIT OPERATION


The LM117L is a 3-terminal floating regulator. In operation, the LM117L develops and maintains a nominal 1.25 volt reference (V_{ref}) between its output and adjustment terminals. This reference voltage is converted to a programming current (IPROG) by R1 (see Figure 13), and this constant current flows through R2 to ground. The regulated output voltage is given by:

$$V_{out} = V_{ref} (1 + \frac{R2}{R1}) + I_{Adj} R2$$

Since the current from the adjustment terminal (I_{Adj}) represents an error term in the equation, the LM117L was designed to control I_{Adj} to less than 100 μ A and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

Since the LM117L is a floating regulator, it is only the voltage differential across the circuit which is important to performance, and operation at high voltages with respect to ground is possible.

FIGURE 17 - BASIC CIRCUIT CONFIGURATION



LOAD REGULATION

The LM117L is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

EXTERNAL CAPACITORS

A 0.1 μ F disc or 1 μ F tantalum input bypass capacitor (C_{in}) is recommended to reduce the sensitivity to input line impedance.

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor (CADJ) prevents ripple from being amplified as the output voltage is increased. A 10 μ F capacitor should improve ripple rejection about 15dB at 120 Hz in a 10 volt application.

Although the LM117L is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance (C_0) in the form of a 1 μ F tantalum or 25 μ F aluminum electrolytic capacitor on the output swamps this effect and insures stability.

PROTECTION DIODES

When external capacitors are used with any I.C. regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

Figure 14 shows the LM117L with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values ($C_0 > 10~\mu\text{F}$, $C_{\text{ADJ}} > 5~\mu\text{F}$). Diode D₁ prevents C_0 from discharging thru the I.C. during an input short circuit. Diode D₂ protects against capacitor CADJ discharging through the I.C. during an output short circuit. The combination of diodes D1 and D2 prevents CADJ from discharging through the I.C. during an input short circuit.

FIGURE 18 – VOLTAGE REGULATOR WITH PROTECTION DIODES




FIGURE 19 - ADJUSTABLE CURRENT LIMITER





FIGURE 21 - SLOW TURN-ON REGULATOR



Vin Pusion Vinton

FIGURE 20 - 5 V ELECTRONIC SHUTDOWN REGULATOR





FIGURE 22 - CURRENT REGULATOR





LM117M LM217M LM317M

3-TERMINAL ADJUSTABLE OUTPUT POSITIVE VOLTAGE REGULATOR

The LM117M/217M/317M are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 500 mA over an output voltage range of 1.2 V to 37 V. These voltage regulators are exceptionally easy to use and require only two external resistors to set the output voltage. Further, they employ internal current limiting, thermal shutdown and safe area compensation, making them essentially blow-out proof.

The LM117M series serve a wide variety of applications including local, on card regulation. This device also makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the LM117M series can be used as a precision current regulator.

- Output Current in Excess of 500 mA
- Output Adjustable Between 1.2 V and 37 V
- Internal Thermal Overload Protection
- Internal Short-Circuit-Current Limiting
- Output Transistor Safe-Area Compensation
- Floating Operation for High Voltage Applications
- Standard 3-Lead Transistor Packages
- Eliminates Stocking Many Fixed Voltages

MEDIUM-CURRENT 3-TERMINAL ADJUSTABLE POSITIVE VOLTAGE REGULATOR

SILICON MONOLITHIC INTEGRATED CIRCUIT

R SUFFIX METAL PACKAGE CASE 80-02 (TO-66 Type)









Pins 1 and 2 electrically isolated from case.

Case is third electrical connection.



- C_{in} is required if regulator is located an appreciable distance from power supply filter.
- ** C₀ is not needed for stability, however it does improve transient response.

Since I_{adj} is controlled to less than 100 μA_{J} the error associated with this term is negligible in most applications



ORDERING INFORMATION

Device	Temperature Range	Package
LM117MR	T _J = -55°C to +150°C	Metal Power
LM217MR	T _J = -25°C to +150°C	Metal Power
LM317MR	T _J = 0°C to +125°C	Metal Power
LM317MT	T _J = 0°C to +125°C	Plastic Power

LM117M, LM217M, LM317M

MAXIMUM RATINGS

Rating Input-Output Voltage Differential		Symbol	Value	Unit
		V _I -V _O	40	Vdc
Power Dissipation		PD	Internally Limited	
Operating Junction Temperature Range	LM117M LM217M LM317M	TJ A	-55 to +150 -25 to +150 0 to +125	°C
Storage Temperature Range		T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS

 $(V_I - V_O = 5 \text{ V}, I_O = 0.1 \text{ A}, T_J = T_{low} \text{ to } T_{high} \text{ [see Note 1]}, P_{max} \text{ per Note 2, unless otherwise specified.)}$

		2719/74	LM	117M/21	7M	LM317M			
Characteristic	Figure	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Line Regulation (Note 3) $T_A = 25^{\circ}C$, $3 \text{ V} \leq \text{V}_I \text{-V}_O \leq 40 \text{ V}$	1	Regline	ni anoite se n a s	0.01	0.02	erve a wi	0.01	0.04	%/V
Load Regulation (Note 3), $T_A = 25^{\circ}\text{C}, \ 10 \ \text{mA} \leqslant I_O \leqslant 0.5 \ \text{A}$ $V_O \leqslant 5 \ \text{V}$ $V_O \geqslant 5 \ \text{V}$	2	Regload	eldemm utbeedle notes	5 0.1	15 0.3	ra gourda: ing a fix and a	5 0.1	25 0.5	mV % V _O
Adjustment Pin Current	3	ladj	-	50	100	lo c ess	50	100	μА
Adjustment Pin Current Change 2.5 V \leq V _I -V _O \leq 40 V, 10 mA \leq I _L \leq 0.5 A, P _D \leq P _{max}	1,2	∆ladj		0.2	5	neswir 19 bsohe	0.2	5	μΑ
Reference Voltage (Note 4) $3 \text{ V} \leq \text{V}_1 \cdot \text{V}_0 \leq 40 \text{ V}$ $10 \text{ mA} \leq \text{I}_0 \leq 0.5 \text{ A}, \text{ P}_D \leq \text{P}_{\text{max}}$	3	V _{ref}	1.20	1.25	1.30	1.20	1.25	1.30	٧
Line Regulation (Note 3) $3 \text{ V} \leq \text{V}_{\text{I}} \cdot \text{V}_{\text{O}} \leq 40 \text{ V}$	1	Regline	_	0.02	0.05	R roletor R	0.02	0.07	%/V
Load Regulation (Note 3) 10 mA \leq I _O \leq 0.5 A V _O \leq 5 V V _O \geqslant 5 V	2	Regload	=	20 0.3	50 1	=	20 0.3	70 1.5	mV %Vo
Temperature Stability ($T_{low} \le T_J \le T_{high}$)	3	TS	-	0.7	_		0.7	_	%Vo
Minimum Load Current to Maintain Regulation (V _I -V _O = 40 V)	3	I _{Lmin}	_	3.5	5	SHAONA	3.5	10	mA
Maximum Output Current $ \begin{array}{l} \text{VI-VO} \leqslant 15 \text{ V, } P_D \leqslant P_{max} \\ \text{VI-VO} = 40 \text{ V, } P_D \leqslant P_{max}, \text{ TA} = 25^{\circ}\text{C} \end{array} $	3	I _{max}	0.5 0.15	0.9 0.25	<u>-</u>	0.5 0.15	0.9 0.25	9- <u>-</u>	A
RMS Noise, % of V_O $T_A = 25^{\circ}C$, 10 Hz \leq f \leq 10 kHz		N	76	0.003	_	(took)	0.003	_	%Vo
Ripple Rejection, V _O = 10 V, f = 120 Hz (Note 5) Without C _{adj} C _{adj} = 10 µF	4	RR	_ 66	65 80	THOUGH I	_ 66	65 80	=	dB
Long Term Stability, T _J = T _{high} (Note 6) T _A = 25°C for Endpoint Measurements	3	S		0.3	1	_	0.3	1	%/1.01 Hrs.
Thermal Resistance Junction to Case R Package (TO-66) T Package (TO-220)	-	R _θ JC	-	7 –	7	_	7 7	-	°C/W

NOTES:

- = 0°C for LM317M
 - = +125°C for LM317M
- (2) P_{max} = 7.5 W
 (3) Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.
- (4) Selected devices with tightened tolerance reference voltage available.
- (5) Cadi, when used, is connected between the adjustment pin and ground.
- (6) Since Long Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.

SCHEMATIC DIAGRAM




FIGURE 1 – LINE REGULATION AND $\Delta I_{Adj}/LINE$ TEST CIRCUIT




FIGURE 2 - LOAD REGULATION AND Aladi/LOAD TEST CIRCUIT




FIGURE 3 - STANDARD TEST CIRCUIT









FIGURE 4 - RIPPLE REJECTION TEST CIRCUIT



































APPLICATIONS INFORMATION

BASIC CIRCUIT OPERATION


The LM117M is a 3-terminal floating regulator. In operation, the LM117M develops and maintains a nominal 1.25 volt reference (V_{ref}) between its output and adjustment terminals. This reference voltage is converted to a programming current (I_{prog}) by R1 (see Figure 17), and this constant current flows through R2 to ground. The regulated output voltage is given by:

$$V_0 = V_{ref} (1 + \frac{R2}{R1}) + I_{adj}R2$$

Since the current from the adjustment terminal (I_{adj}) represents an error term in the equation, the LM117M was designed to control I_{adj} to less than $100~\mu A$ and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

Since the LM117M is a floating regulator, it is only the voltage differential across the circuit that is important to performance, and operation at high voltages with respect to ground is possible.

FIGURE 17 - BASIC CIRCUIT CONFIGURATION



LOAD REGULATION

The LM117M is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

EXTERNAL CAPACITORS

A 0.1 μ F disc or1 μ F tantalum input bypass capacitor (C_{in}) is recommended to reduce the sensitivity to input line impedance

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor (C_{adj}) prevents ripple from being amplified as the output voltage is increased. A 10 μ F capacitor should improve ripple rejection about 15 dB at 120 Hz in a 10 volt application.


Although the LM117M is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance (Co) in the form of a 1 μF tantalum or 25 μF aluminum electrolytic capacitor on the output swamps this effect and insures stability.

PROTECTION DIODES

When external capacitors are used with any I.C. regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.


Figure 18 shows the LM117M with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values ($C_0 > 10~\mu F,~C_{adj} > 5~\mu F$). Diode D1 prevents C_0 from discharging thru the I.C. during an input short circuit. Diode D2 protects against capacitor C_{adj} discharging through the I.C. during an output short circuit. The combination of diodes D1 and D2 prevents C_{adj} from discharging through the I.C. during an input short circuit.

FIGURE 18 – VOLTAGE REGULATOR WITH PROTECTION DIODES



APPLICATIONS INFORMATION

FIGURE 19 - ADJUSTABLE CURRENT LIMITER



uronal suturum wit i said aut swous in au




FIGURE 20 - 5 V ELECTRONIC SHUTDOWN REGULATOR





FIGURE 22 - CURRENT REGULATOR





LM323, LN

Specifications and Applications Information

3 AMPERE, 5 VOLT POSITIVE VOLTAGE REGULATOR

The LM123, A/LM223, A/LM323, A are a family of monolithic integrated circuits which supply a fixed positive 5.0 volt output with a load driving capability in excess of 3.0 amperes. These three-terminal regulators employ internal current limiting, thermal shutdown, and safe-area compensation. An improved series with superior electrical characteristics and a 2% output voltage tolerance is available as A-suffix (LM123A/LM223A/LM323A) device types.

These regulators are offered in a hermetic TO-3 metal power package in three operating temperature ranges. A 0° C to +125 $^{\circ}$ C temperature range version is also available in a low cost TO-220 plastic power package.

Although designed primarily as a fixed voltage regulator, these devices can be used with external components to obtain adjustable voltages and currents. This series of devices can be used with a series pass transistor to supply up to 15 amperes at 5.0 volts.

- Output Current in Excess of 3.0 Amperes
- Available with 2% Output Voltage Tolerance
- No external Components Required
- Internal Thermal Overload Protection
- Internal Short-Circuit Current Limiting
- Output Transistor Safe-Area Compensation
- Thermal Regulation and Ripple Rejection Have Specified Limits

MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Input Voltage	Vin	20	Vdc	
Power Dissipation	PD	Internally Limited	it ali yo	
Operating Junction Temperature LM123, A Range LM223, A LM323, A		TJ marol	-55 to +150 -25 to +150 0 to +125	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C	
Lead Temperature (Soldering, 10 s)	Tsolder	300	°C	


ORDERING INFORMATION


Device	Output Voltage Tolerance	Junction Temperature Range	Package
LM123K LM123AK	6% 2%	-55 to +150°C	Metal Power
LM223K LM223AK	6% 2%	-25 to +150°C	
LM323K LM323AK	4% 2%	0 to +125°C	
LM323T LM323AT	4% 2%		Plastic Power


LM123, LM123A LM223, LM223A LM323, LM323A

3-AMPERE, 5 VOLT
POSITIVE
VOLTAGE REGULATOR

SILICON MONOLITHIC INTEGRATED CIRCUIT







A common ground is required between the input and the output voltages. The input voltage must remain typically 2.5 V above the output voltage even during the low point on the input ripple voltage.

- E Cin is required if regulator is located an appreciable distance from power supply filter. (See Applications Information for details.)
- ** = C_O is not needed for stability; however, it does improve transient response.

ELECTRICAL CHARACTERISTICS (T_J = T_{low} to T_{high} [see Note 1] unless otherwise specified.)

		LM123A	/LM223A	LM323A	LM	123/LM	223		LM323		Unit
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage $(V_{in} = 7.5 \text{ V}, 0 \le I_{out} \le 3.0 \text{ A}, T_J = 25^{\circ}\text{C})$	v _o	4.9	5.0	5.1	4.7	5.0	5.3	4.8	5.0	5.2	V
Output Voltage $ (7.5~\text{V} \leqslant \text{V}_{in} \leqslant 15~\text{V}, 0 \leqslant \text{I}_{out} \leqslant 3.0~\text{A}, \\ \text{P} \leqslant \text{P}_{max} \text{[Note 2])} $	v _o	4.8	5.0	5.2	4.6	5.0	5.4	4.75	5.0	5.25	V
Line Regulation (7.5 V \leq V _{in} \leq 15 V, T _J = 25°C) (Note 3)	Regline	- B	1.0	15	OLTA	1.0	25	TJŌY	1.0	25	mV
Load Regulation $ (V_{in} = 7.5 \text{ V, } 0 \leqslant I_{out} \leqslant 3.0 \text{ A, } T_J = 25^{\circ}\text{C}) $ (Note 3)	Regload	-6	10 to sette for	50	en) a a	10	100	4223, Nch si	10	100	mV
Thermal Regulation (Pulse = 10 ms, P = 20 W, T _A = 25°C)	Reg _{therm}	a	0.001	0.01	ns -0.6	0.002	0.03	y1#ds	0.002	0.03	%V ₀ /W
Quiescent Current (7.5 V \leq V _{in} \leq 15 V, 0 \leq I _{out} \leq 3.0 A)	IB	- dt	3.5	10	m -4m 2% od	3.5	20	sys—shi averto l	3.5	20	mA
Output Noise Voltage (10 Hz \leq f \leq 100 kHz, T _J = 25°C)	VN	31 18	40	(AEEEM	DY AEG	40	M I 2 34 Offered) x#bus she sh	40	va m sbi hese n	μV _{rms}
Ripple Rejection (8.0 $V \le V_{in} \le 18 \text{ V. } I_{out} = 2.0 \text{ A,}$ f = 120 Hz, T _J = 25°C)	RR	66	75	eo A as wol e n	62	75	ns - ga s ei no	62	75	i sesk i fereka kon osta	dB
Short Circuit Current Limit (V _{in} = 15 V, T _J = 25°C) (V _{in} = 7.5 V, T _J = 25°C)	^I sc	— e0 — ok — a	4.5 5.5	igal egat sato ota	lov bes	4.5 5.5	extern extern	d ban	4.5 5.5	nuoriii noos ca	A
Long Term Stability	S	_	affew (35	क्लाइ है	1 oTou	35	or Total	20517 P	35	mV
Thermal Resistance Junction to Case (Note 4)	R _θ JC	-	2.0	-	20102	2.0	-	-	2.0	- I	°C/W

Note 1. Tlow = -55°C for LM123, A Thigh = +150°C for LM123, A = -25°C for LM223, A = +150°C for LM223, A = 0°C for LM323, A = +125°C for LM323, A

Note 2. Although power dissipation is internally limited, specifications apply only for P ≤ P_{max} P_{max} = 30 W for K (TO-3) package

P_{max} = 25 W for T (TO-220) package

Note 3. Load and line regulation are specified at constant junction temperature. Pulse testing is required with a pulse width \leqslant 1.0 ms and a duty cycle ≤ 5%.

Note 4. Without a heat sink, the thermal resistance (R_{B,JA}) is 35°C/W for the TO-3, and 65°C/W for the TO-220 packages. With a heat sink, the effective thermal resistance can approach the specified values of 2.0 °C/W, depending on the efficiency of the heat sink.


VOLTAGE REGULATOR PERFORMANCE


The performance of a voltage regulator is specified by its immunity to changes in load, input voltage, power dissipation, and temperature. Line and load regulation are tested with a pulse of short duration (< 100 µs) and are strictly a function of electrical gain. However, pulse widths of longer duration (> 1.0 ms) are sufficient to affect temperature gradients across the die. These temperature gradients can cause a change in the output voltage, in addition to changes caused by line and load regulation. Longer pulse widths and thermal gradients make it desirable to specify thermal regulation.


Thermal regulation is defined as the change in output voltage caused by a change in dissipated power for a specified time, and is expressed as a percentage output voltage change per watt. The


change in dissipated power can be caused by a change in either the input voltage or the load current. Thermal regulation is a function of I.C. layout and die attach techniques, and usually occurs within 10 ms of a change in power dissipation. After 10 ms, additional changes in the output voltage are due to the temperature coefficient of the device.

Figure 1 shows the line and thermal regulation response of a typical LM123A to a 20 watt input pulse. The variation of the output voltage due to line regulation is labeled (1) and the thermal regulation component is labeled 2). Figure 2 shows the load and thermal regulation response of a typical LM123A to a 20 watt load pulse. The output voltage variation due to load regulation is labeled 1) and the thermal regulation component is labeled (2).









APPLICATIONS INFORMATION


Design Considerations

The LM123,A Series of fixed voltage regulators are designed with Thermal Overload Protection that shuts down the circuit when subjected to an excessive power overload condition, Internal Short-Circuit Protection that limits the maximum current the circuit will pass, and Output Transistor Safe-Area Compensation that reduces the output short-circuit current as the voltage across the pass transistor is increased.

In many low current applications, compensation capacitors are not required. However, it is recommended that the regulator input be bypassed with a capacitor if the regulator is connected to the power supply filter with

long wire lengths, or if the output load capacitance is large. An input bypass capacitor should be selected to provide good high-frequency characteristics to insure stable operation under all load conditions. A $0.33~\mu\mathrm{F}$ or larger tantalum, mylar, or other capacitor having low internal impedance at high frequencies should be chosen. The bypass capacitor should be mounted with the shortest possible leads directly across the regulator's input terminals. Normally good construction techniques should be used to minimize ground loops and lead resistance drops since the regulator has no external sense lead.

FIGURE 15 - CURRENT REGULATOR




The LM123, A regulator can also be used as a current source when connected as above. Resistor R determines the current as follows:

$$I_O = \frac{5 \text{ V}}{R} + I_Q$$

 \triangle I $_Q \cong 0.7$ mA over line, load and temperature changes I $_Q \cong 3.5$ mA $_\odot$


For example, a 2-ampere current source would require R to be a 2.5 ohm, 15 W resistor and the output voltage compliance would be the input voltage less 7.5 volts.

FIGURE 16 - ADJUSTABLE OUTPUT REGULATOR




The addition of an operational amplifier allows adjustment to higher or intermediate values while retaining regulation characteristics. The minimum voltage obtainable with this arrangement is 3.0 volts greater than the regulator voltage.

FIGURE 17 — CURRENT BOOST REGULATOR



The LM123, A series can be current boosted with a PNP transistor. The 2N4398 provides current to 15 amperes. Resistor R in conjunction with the Vgg of the PNP determines when the pass transistor begins conducting; this circuit is not short-circuit proof. Input-output differential voltage minimum is increased by the Vgg of the pass transistor.

FIGURE 18 — CURRENT BOOST WITH SHORT-CIRCUIT PROTECTION



The circuit of Figure 17 can be modified to provide supply protection against short circuits by adding a short-circuit sense resistor, R_{SC}, and an additional PNP transistor. The current sensing PNP must be able to handle the short-circuit current of the three-terminal regulator. Therefore, an eight-ampere plastic power transistor is specified.




Specifications and Applications Information

3-TERMINAL ADJUSTABLE OUTPUT NEGATIVE VOLTAGE REGULATOR

The LM137/237/337 are adjustable 3-terminal negative voltage regulators capable of supplying in excess of 1.5 A over an output voltage range of –1.2 V to –37 V. These voltage regulators are exceptionally easy to use and require only two external resistors to set the output voltage. Further, they employ internal current limiting, thermal shutdown and safe area compensation, making them essentially blow-out proof.

The LM137 series serve a wide variety of applications including local, on-card regulation. This device can also be used to make a programmable output regulator; or, by connecting a fixed resistor between the adjustment and output, the LM137 series can be used as a precision current regulator.

- Output Current in Excess of 1.5 Ampere in TO-3 and TO-220 Packages
- Output Current in Excess of 0.5 Ampere in TO-39 Package
- Output Adjustable Between –1.2 V and –37 V
- Internal Thermal Overload Protection
- Internal Short-Circuit-Current Limiting, Constant with Temperature
- Output Transistor Safe-Area Compensation
- Floating Operation for High Voltage Applications
- Standard 3-Lead Transistor Packages
- Eliminates Stocking Many Fixed Voltages



 * C_{in} is required if regulator is located more than 4 inches from power supply filter. A 1 μ F solid tantalum or 10 μ F aluminum electrolytic is recommended.


 $^{\circ\circ}C_0$ is necessary for stability. A 1 μ F solid tantalum or 10 μ F aluminum electrolytic is recommended.


 $V_{out} = -1.25 \text{ V } (1 + \frac{R2}{R1})$


LM137 LM237 LM337

3-TERMINAL ADJUSTABLE NEGATIVE VOLTAGE REGULATOR

SILICON MONOLITHIC INTEGRATED CIRCUIT







ORDERING INFORMATION

Device	Temperature Range	Package
LM137H	T _J = -55°C to +150°C	Metal Can
LM137K	Tj = -55°C to +150°C	Metal Power
LM237H	T_ = -25°C to +150°C	Metal Can
LM237K	T_ = -25°C to +150°C	Metal Power
LM337H	TJ = 0°C to +125°C	Metal Can
LM337K	Tj = 0°C to +125°C	Metal Power
LM337T	TJ = 0°C to +125°C	Plastic Power

LM137, LM237, LM337

MAXIMUM RATINGS

Rating		Symbol	Value	Unit
Input-Output Voltage Differential		V _I -V _O	40	Vdc
Power Dissipation		PD	Internally Limited	
Operating Junction Temperature Range	LM137 LM237 LM337	ormatio	-55 to +150 -25 to +150 0 to +125	°C
Storage Temperature Range	-	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS $(|V_1 - V_0| = 5 \text{ V. } I_0 = 0.5 \text{ A for K and T packages; } I_0 = 0.1 \text{ A for H package; } T_J = T_{low} \text{ to T}_{high} \text{ [see Note 1]. } I_{max} \text{ and } P_{max} \text{ per Note 2. unless otherwise specified.)}$

THE PARTY OF THE P		epsilos	evitsest	M137/23	37	DA ets V	LM337	TERMIN	df III
Characteristic	Figure	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Line Regulation (Note 3) $T_A = 25^{\circ}C$, $3 \lor \leq V_I - V_O \leq 40 \lor$	1	Regline	telu g at e sensi cesi	0.01	0.02	V tone se	0.01	0.04	%/V
Load Regulation (Note 3), $ T_A = 25^\circ C, \ 10 \ mA \leqslant I_O \leqslant I_{max} \\ V_O \leqslant 5 \ V \\ V_O \geqslant 5 \ V $	2	Regload	nternals nteficit.	15 0.3	25 0.5	a. Furul lown ar put <u>B</u> red	15 0.3	50 1.0	mV % Vo
Thermal Regulation 10 mS Pulse, T _A = 25°C	-	Reg _{therm}	used to	0.002	0.02	an This	0.003	0.04	% V ₀ /V
Adjustment Pin Current	3	ladj	_	65	100		65	100	μА
Adjustment Pin Current Change 2.5 $V \le V_I - V_O \le 40 V$, 10 mA $\le L \le L_{max} $, PD $\le P_{max}$, $T_A = 25^{\circ}$ C	1,2	∆ladj	bout E-C	2.0	5.0 umA. d. 1	paramage b seese	2.0	5.0	μΑ
Reference Voltage (Note 4) 3 $V \le V_I - V_O \le 40 \text{ V}$, 10 mA $\le I_O \le I_{max}$. $T_A = 25^{\circ}\text{C}$ T_{low} to T_{high}	3	V _{ref}	-1.225 -1.20	-1.250 -1.25	-1.275 -1.30	-1.213 -1.20	-1.250 -1.25	-1.287 -1.30	V
Line Regulation (Note 3) 3 V ≤ V _I -V _O ≤ 40 V	1	Regline	Consta	0.02	0.05	Q-ffust	0.02	0.07	%/V
Load Regulation (Note 3) 10 mA ≤ _Q ≤ _{max} V _Q ≤ 5 V V _Q ≥ 5 V	2	Regload	_	20 0.3	50 1.0	terArea or Impa	20 0.3	70 1.5	mV %VO
Temperature Stability (T _{low} ≤ T _J ≤ T _{high})	3	Ts	_	0.6	-	-	0.6	-	%Vo
Minimum Load Current to Maintain Regulation ($ V_1-V_O \le 10 \text{ V}$) ($ V_1-V_O \le 40 \text{ V}$)	3	ILmin	-	1.2	3.0 5.0	=	1.5 2.5	6.0	mA
Maximum Output Current $\begin{aligned} V_I\text{-}V_O & \leq 15 \text{ V, } P_D \leqslant P_{max} \\ \text{K and T Packages} \\ \text{H Package} \\ V_I\text{-}V_O & \leq 40 \text{ V, } P_D \leqslant P_{max}, T_J = 25^\circ\text{C} \\ \text{K and T Packages} \\ \text{H Package} \end{aligned}$	3	Imax	1.5 0.5 0.24 0.15	2.2 0.8 0.4 0.20	ASUPPA — —	0.15 0.15 0.10	2.2 0.8 0.4 0.20	=	A
RMS Noise, % of V_O $T_A = 25^{\circ}C$, 10 Hz \leq f \leq 10 kHz	-	N	30.1	0.003	-	201 14	0.003	一茶	%Vo
Ripple Rejection, V _O = -10 V, f = 120 Hz (Note 5) Without C _{adj} C _{adj} = 10 μ F	4	RR	_ 66	60 77	E	_ 66	60 77		dB
Long Term Stability, T _J = T _{high} (Note 6) T _A = 25°C for Endpoint Measurements	3	S	-	0.3	1.0	100-100	0.3	1.0	%/1.0 k Hrs.
Thermal Resistance Junction to Case H Package (TO-39) K Package (TO-3) T Package (TO-220)		R _θ JC	=	12 2.3	15 3.0	181 -	12 2.3 4.0	15 3.0	°C/W

NOTES:

- (1) T_{low} = -55°C for LM137 = -25°C for LM237
- Thigh = +150°C for LM137
 - = 0°C for LM337
- = +150°C for LM237 = +125°C for LM337
- (2) I_{max} = 1.5 A for K (TO-3) and T (TO-220 Packages = 0.5 A for H (TO-39) Package

 - P_{max} = 20 W for K (TO-3) and T (TO-220) Packages
 - = 2 W for H (TO-39) Package
- (3) Load and line regulation are specified at a constant junction temperature. Pulse testing with a low duty cycle is used. Change in Vo because of heating effects is covered under the Thermal Regulation specifi-
- (4) Selected devices with tightened tolerance reference voltage available.
- (5) Cadj, when used, is connected between the adjustment pin and ground.
- (6) Since Long Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.
- (7) Power dissipation within an I.C. voltage regulator produces a temperature gradient on the die, affecting individual I.C. components on the die. These effects can be minimized by proper integrated circuit design and layout techniques. Thermal Regulation is the effect of these temperature gradients on the output voltage and is expressed in percentage of output change per watt of power change in a specified time.




FIGURE 1 – LINE REGULATION AND $\Delta I_{adj}/LINE$ TEST CIRCUIT




FIGURE 2 - LOAD REGULATION AND \$\(\Delta\) adj/LOAD TEST CIRCUIT









FIGURE 3 - STANDARD TEST CIRCUIT




















FIGURE 11 - RIPPLE REJECTION VS OUTPUT VOLTAGE




FIGURE 12 - RIPPLE REJECTION VS. OUTPUT CURRENT




FIGURE 13 - RIPPLE REJECTION VS. FREQUENCY




FIGURE 14 - OUTPUT IMPEDANCE




FIGURE 15 - LINE TRANSIENT RESPONSE





FIGURE 16 - LOAD TRANSIENT RESPONSE



APPLICATIONS INFORMATION

BASIC CIRCUIT OPERATION


The LM137 is a 3-terminal floating regulator. In operation, the LM137 develops and maintains a nominal –1.25 volt reference (V_{ref}) between its output and adjustment terminals. This reference voltage is converted to a programming current (I_{PROG}) by R1 (see Figure 17), and this constant current flows through R2 from ground. The regulated output voltage is given by:

$$V_{out} = V_{ref} (1 + \frac{R2}{R1}) + I_{adj} R2$$

Since the current into the adjustment terminal (I_{adj}) represents an error term in the equation, the LM137 was designed to control I_{adj} to less than 100 μ A and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will increase.

Since the LM137 is a floating regulator, it is only the voltage differential across the circuit that is important to performance, and operation at high voltages with respect to ground is possible.

FIGURE 17 - BASIC CIRCUIT CONFIGURATION



LOAD REGULATION

The LM137 is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be

returned near the load ground to provide remote ground sensing and improve load regulation.

EXTERNAL CAPACITORS

A 1 μ F tantalum input bypass capacitor (C_{in}) is recommended to reduce the sensitivity to input line impedance.

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor (C_{adj}) prevents ripple from being amplified as the output voltage is increased. A 10 μ F capacitor should improve ripple rejection about 15 dB at 120 Hz in a 10 volt application.


An output capacitor (C_0) in the form of a 1 μ F tantalum or 10 μ F aluminum electrolytic capacitor is required for stability.

PROTECTION DIODES

When external capacitors are used with any I.C. regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

Figure 18 shows the LM137 with the recommended protection diodes for output voltages in excess of –25 V or high capacitance values ($C_0>25~\mu\text{F},~C_{adj}>10~\mu\text{F}).$ Diode D1 prevents C_0 from discharging thru the I.C. during an input short circuit. Diode D2 protects against capacitor C_{adj} discharging through the I.C. during an output short circuit. The combination of diodes D1 and D2 prevents C_{adj} from discharging through the I.C. during an input short circuit.

FIGURE 18 – VOLTAGE REGULATOR WITH





Specifications and Applications Information

3-TERMINAL ADJUSTABLE OUTPUT NEGATIVE VOLTAGE REGULATOR

The LM137M/237M/337M are adjustable 3-terminal negative voltage regulators capable of supplying in excess of 500 mA over an output voltage range of $-1.2 \, \text{V}$ to $-37 \, \text{V}$. These voltage regulators are exceptionally easy to use and require only two external resistors to set the output voltage. Further, they employ internal current limiting, thermal shutdown and safe area compensation, making them essentially blow-out proof.

The LM137M series serve a wide variety of applications including local, on-card regulation. This device can also be used to make a programmable output regulator; or, by connecting a fixed resistor between the adjustment and output, the LM137M series can be used as a precision current regulator.

- Output Current in Excess of 500 mA
- Output Adjustable Between -1.2 V and -37 V
- Internal Thermal Overload Protection
- Internal Short-Circuit-Current Limiting
- Output Transistor Safe-Area Compensation
- Floating Operation for High Voltage Applications
- Standard 3-Lead Transistor Packages
- Eliminates Stocking Many Fixed Voltages

STANDARD APPLICATION IPROG R1 120 Iadj Adjust Vout Vout Vout Vout

 $^{\circ}$ Cin is required if regulator is located more than 4 inches from power supply filter. A 1 μ F solid tantalum or 10 μ F aluminum electrolytic is recommended.

**C $_0$ is necessary for stability. A 1 μF solid tantalum or 10 μF aluminum electrolytic is recommended.

$$V_{out} = -1.25 \text{ V } (1 + \frac{R2}{R1})$$

LM137M LM237M LM337M

MEDIUM-CURRENT 3-TERMINAL ADJUSTABLE NEGATIVE VOLTAGE REGULATOR

SILICON MONOLITHIC INTEGRATED CIRCUIT

R SUFFIX METAL PACKAGE CASE 80 (TO-66 Type)





(Bottom View) Case is input

Pins 1 and 2 electrically isolated from case. Case is third electrical connection.

T SUFFIX
PLASTIC PACKAGE
(LM337M only)
CASE 221A
(TO-220)



Pin 1 Adjust Pin 2 V_{in} Pin 3 V_{out}

Heatsink surface connected to Pin 2

ORDERING INFORMATION

Device	Temperature Range	Package		
LM137MR	T _J = -55°C to +150°C	Metal Power		
LM237MR	T _J = -25°C to +150°C	Metal Power		
LM337MR	T _J = 0°C to +125°C	Metal Power		
LM337MT	T _J = 0°C to +125°C	Plastic Power		

MAXIMUM RATINGS

Rating	Symbol	Value	Unit		
Input-Output Voltage Differential	V _I -V _O	40			
Power Dissipation	PD	Internally Limited			
Operating Junction Temperature Range	LM137M LM237M LM337M	ŢJ	-55 to +150 -25 to +150 0 to +125	°C	
Storage Temperature Range	JA	T _{stg}	-65 to +150	°C	

ELECTRICAL CHARACTERISTICS (|V_I - V_O| = 5.0 V, I_O = 0.1; T_J = T_{low} to T_{high} [see Note 1], P_{max} per Note 2, unless otherwise specified.)

	Figure	Symbol	LM137M/237M			LM337M			
Characteristic			Min	Тур	Max	Min	Тур	Max	Unit
Line Regulation (Note 3) $T_A = 25^{\circ}C$, 3.0 V \leq V _I -V _O \leq 40 V	1	Regline		0.01	0.02	-	0.01	0.04	%/V
Load Regulation (Note 3), $ \begin{array}{l} T_A=25^\circ\text{C},\ 10\ \text{mA}\leqslant I_O\leqslant 0.5\ \text{A}\\ V_O \leqslant 5.0\ \text{V}\\ V_O \geqslant 5.0\ \text{V} \end{array} $	2	Regload		15 0.3	25 0.5	1001	15 0.3	50 1.0	mV % Vo
Thermal Regulation 10 mS Pulse, T _A = 25°C		Regtherm		0.002	0.02		0.003	0.04	%V0/W
Adjustment Pin Current	3	ladi		65	100	-	65	100	μА
Adjustment Pin Current Change $2.5 \ V \leqslant V_1 \cdot V_0 \leqslant 40 \ V,$ $10 \ \text{mA} \leqslant L_i \leqslant 0.5 \ A,$ $P_D \leqslant P_{\text{max}} \cdot T_A = 25^{\circ}\text{C}$		∆ladj	d	2.0	5.0		2.0	5.0	μА
$\label{eq:reference_policy} \begin{split} & \text{Reference Voltage (Note 4)} \\ & 3.0\text{V} \leqslant \text{V}_1\text{-V}_0 \leqslant 40\text{V}, 10\text{mA} \leqslant \text{I}_0 \leqslant 0.5\text{A}, \\ & \text{P}_D \leqslant P_{\text{max}}, \text{Ta} = 25^{\circ}\text{C} \\ & \text{Tlow to Thigh} \end{split}$	3	V _{ref}	-1.225 -1.20	-1.250 -1.25	-1.275 -1.30	-1.213 -1.20	-1.250 -1.25	-1.287 -1.30	٧
Line Regulation (Note 3) 3.0 V ≤ V _I -V _O ≤ 40 V	1	Regline	-	0.02	0.05	2	0.02	0.07	%/V
Load Regulation (Note 3) 10 mA ≤ I _O ≤ 0.5 A V _O ≤ 5.0 V V _O ≥ 5.0 V	2	Regload	10	20 0.3	50 1.0	P (2Ó 0.3	70 1.5	mV %Vo
Temperature Stability ($T_{low} \le T_J \le T_{high}$)	3	Ts	X 4 Z	0.6	300	-	0.6	-	%Vo
Minimum Load Current to Maintain Regulation ($ V_l-V_O \le 10 \text{ V}$) ($ V_l-V_O \le 40 \text{ V}$)	3	ILmin	uoine.	1.2 2.5	3.0 5.0	-	1.5 2.5	6.0	mA
Maximum Output Current $ V_I-V_O \le 15 \text{ V}, P_D \le P_{\text{max}}$ $ V_I-V_O = 40 \text{ V}, P_D \le P_{\text{max}}, T_A = 25^{\circ}\text{C}$		I _{max}	0.5 0.15	0.9 0.25	=	0.5 0.1	0.9 0.25	=	А
RMS Noise, % of V_0 $T_A = 25$ °C, 10 Hz \leq f \leq 10 kHz	_	N	j-	0.003	-	-	0.003	-	%V _O
Ripple Rejection, V_O = -10 V, f = 120 Hz (Note 5) Without Cadj Cadj = 10 μ F	4	RR	_ 66	60 77	_	_ 66	60 77	_	dB
Long Term Stability, T _J = T _{high} (Note 6) T _A = 25°C for Endpoint Measurements	3	S	(164)	0.3	1.0	102.12	0.3	1.0	%/1.0 k Hrs.
Thermal Resistance Junction to Case R Package (TO-66) T Package (TO-220)	-	R _θ JC	Q zewito	7.0		=	7.0 7.0	el Value	°C/W

NOTES: HOY - -

(1) T_{low} = -55°C for LM137M = -25°C for LM237M

= -25°C for LM237M = 0°C for LM337M

1137M T_{high} = +150°C for LM137M 1237M = +150°C for LM237M 1337M = +125°C for LM337M

(2) P_{max} = 7.5 W

(3) Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

- (4) Selected devices with tightened tolerance reference voltage available.
- (5) Cadj, when used, is connected between the adjustment pin and ground.
 (6) Since Long Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average




FIGURE 1 - LINE REGULATION AND Aladi/LINE TEST CIRCUIT




FIGURE 2 – LOAD REGULATION AND $\triangle I_{adj}/LOAD$ TEST CIRCUIT




FIGURE 3 - STANDARD TEST CIRCUIT








FIGURE 4 - RIPPLE REJECTION TEST CIRCUIT




















APPLICATIONS INFORMATION




FIGURE 13 - RIPPLE REJECTION VS. FREQUENCY




FIGURE 14 - OUTPUT IMPEDANCE




FIGURE 15 - LINE TRANSIENT RESPONSE





FIGURE 16 - LOAD TRANSIENT RESPONSE



APPLICATIONS INFORMATION

BASIC CIRCUIT OPERATION


The LM137M is a 3-terminal floating regulator. In operation, the LM137M develops and maintains a nominal -1.25 volt reference (V_{ref}) between its output and adjustment terminals. This reference voltage is converted to a programming current (I_{PROG}) by R1 (see Figure 17), and this constant current flows through R2 from ground. The regulated output voltage is given by:

$$V_{out} = V_{ref} (1 + \frac{R2}{R1}) + I_{adj}R2$$

Since the current into the adjustment terminal (I_{adj}) represents an error term in the equation, the LM137M was designed to control I_{adj} to less than $100~\mu A$ and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will increase.

Since the LM137M is a floating regulator, it is only the voltage differential across the circuit that is important to performance, and operation at high voltages with respect to ground is possible.

FIGURE 17 - BASIC CIRCUIT CONFIGURATION



LOAD REGULATION

The LM137M is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be

returned near the load ground to provide remote ground sensing and improve load regulation.

EXTERNAL CAPACITORS

A 1 μ F tantalum input bypass capacitor (C_{in}) is recommended to reduce the sensitivity to input line impedance.

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor (C_{adj}) prevents ripple from being amplified as the output voltage is increased. A 10 μ F capacitor should improve ripple rejection about 15 dB at 120 Hz in a 10 volt application.


An output capacitor (C_0) in the form of a 1 μ F tantalum or 10 μ F aluminum electrolytic capacitor is required for stability.

PROTECTION DIODES

When external capacitors are used with any I.C. regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

Figure 18 shows the LM137M with the recommended protection diodes for output voltages in excess of –25 V or high capacitance values ($C_0>25~\mu\text{F},~C_{adj}>10~\mu\text{F}).$ Diode D1 prevents C_0 from discharging thru the I.C. during an input short circuit. Diode D2 protects against capacitor C_{adj} discharging through the I.C. during an output short circuit. The combination of diodes D1 and D2 prevents C_{adj} from discharging through the I.C. during an input short circuit.

FIGURE 18 – VOLTAGE REGULATOR WITH PROTECTION DIODES





LM140 series LM340 series

THREE-TERMINAL

POSITIVE

3-TERMINAL POSITIVE VOLTAGE REGULATORS


The LM140/340 series of three-terminal positive voltage regulators are monolithic integrated circuits designed for a wide variety of applications including local on-board regulation. Available in seven fixed output voltage options from 5.0 to 24 volts, these regulators employ internal current limiting, thermal shutdown, and safe area compensation — making them virtually blowout proof. The LM140/340 series is guaranteed to have line and load regulation that is a factor of two better than the 7800 series. Although the LM140/340 series was designed primarily as a fixed regulator, it can be used with external components to obtain adjustable voltages.

- Output Currents in Excess of 1.0 A
- Internal Thermal Overload Protection
- Internal Short Circuit Limiting
- Output Transistor Safe-Area Compensation
- No External Components Required
- Available in Both Commercial and Military Temperature Ranges

FIXED VOLTAGE REGULATORS








Pins 1 and 2 electrically isolated from case. Case is third electrical connection.

ORDERING INFORMATION

Device	Voltage	Temperature Range (TA)
LM140K-5.0	5.0 Volts	-55 to +125°C
LM140K-6.0	6.0 Volts	-55 to +125°C
LM140K-8.0	8.0 Volts	-55 to +125°C
LM140K-12	12 Volts	-55 to +125°C
LM140K-15	15 Volts	-55 to +125°C
LM140K-18	18 Volts	-55 to +125°C
LM140K-24	24 Volts	-55 to +125°C
LM340K-5.0	5.0 Volts	0 to +70°C
LM340K-6.0	6.0 Volts	0 to +70°C
LM340K-8.0	8.0 Volts	0 to +70°C
LM340K-12	12 Volts	0 to +70°C
LM340K-15	15 Volts	0 to +70°C
LM340K-18	18 Volts	0 to +70°C
LM340K-24	24 Volts	0 to +70°C

STANDARD APPLICATION



A common ground is required between the input and the output voltages. The input voltage must remain typically 2.0 V above the output voltage even during the low point on the input ripple voltage.

- = C_{in} (solid tantalum) is required, if regulator is located an appreciable distance from power supply filter.
- ** = C_O is not needed for stability; however, it does improve transient response. If needed, its value should be greater than 0.1 μ F.

LM140 Series, LM340 Series

LM140 series/LM340 series MAXIMUM RATINGS (TA = +25°C unless otherwise noted.)

Rating	Symbol	Value	Unit
Input Voltage (5.0 V - 18 V) (24 V)	RAC VAJUEV _{in} 304	35 40	Vdc
T _A = +25°C Derate above T _A = +25°C Thermal Resistance, Junction to Air T _C = +25°C Derate above T _C = +65°C (See Figure 2)	1/R ₀ JA	Internally Limited 22.5 45 Internally Limited 182 5.5	Watts mW/°C °C/W Watts mW/°C °C/W
Storage Junction Temperature Range	T _{stg}	-65 to +150	°C
Operating Junction Temperature Range LM140 LM340	do at storeofjroo is	-55 to +150 0 to +125	°C

NOTES:

1. T_{low} = -55°C for LM140 = 0°C for LM340 Thigh = +150°C for LM140 = +125°C for LM340

Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

Davids	Voltage	Tamperature Range (Ta)
LW140X-5.0	5.0 Volts	-55 to +125*C
LW140X-5.0	5.0 Volts	-55 to +125*C
LW140X-5.0	6.0 Volts	-55 to +125*C
LW140X-12	12 Volts	-55 to +125*C
LW140X-15	15 Volts	-55 to +125*C
LW140X-15	16 Volts	-55 to +125*C
LW140X-25	24 Volts	-55 to +125*C
LW140X-25	24 Volts	-55 to +125*C
LW340X-5.0	5.0 Volts	0 to +70*C
LW340X-5.0	5.0 Volts	0 to +70*C
LW340X-12	12 Volts	0 to +70*C
LW340X-12	12 Volts	0 to +70*C
LW340X-12	12 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C
LW340X-15	15 Volts	0 to +70*C

zinU zahl Ch	aracteristic			Symbol	Min	Тур	□ Max	Unit
Output Voltage (T _J = +25°C) I _O = 5.0 mA to 1.0 A	0.8	6.76	OA	v _o	4.8	5.0	5.2	Vdc
Input Regulation (Note 2) 8.0 to 20 Vdc 7.0 to 25 Vdc (T _J = +25°C) 8.0 to 12 Vdc, I _O = 1.0 A 7.3 to 20 Vdc, I _O = 1.0 A (Regin	Regin		= 1 0°85= = LT	50 50 25 50	25 de 27 de 28 de
Load Regulation (Note 2) 5.0 mA \leq I _O \leq 1.0 A 5.0 mA \leq I _O \leq 1.5 A (T _J = 250 mA \leq I _O \leq 750 mA (1			Rations	Regload	1 1 1	+25 <u>-c</u>) [] = -2 5°C)	50 50 25	mV
$\begin{array}{l} \text{Output Voltage} \\ \text{LM140} \\ 8.0 \leqslant \text{V}_{in} \leqslant 20 \text{ Vdc, 5.0} \\ \text{P}_{O} \leqslant 15 \text{ W} \\ \text{LM340} \\ 7.0 \leqslant \text{V}_{in} \leqslant 20 \text{ Vdc, 5.0} \\ \text{P}_{O} \leqslant 15 \text{ W} \end{array}$			oV.	Vo	4.75	5.0	5.25	Vdc
Quiescent Current I _O = 1.0 A LM140 LM340 LM140 (T _J = +25°C) LM340 (T _J = +25°C)				lb	1111	4.0 4.0 4.0 4.0	7.0 8.5 6.0 8.0	mA
Quiescent Current Change $\begin{array}{l} 8.0 \leqslant V_{in} \leqslant 25 \text{ Vdc} \\ 7.0 \leqslant V_{in} \leqslant 25 \text{ Vdc} \\ 5.0 \text{ mA} \leqslant I_0 \leqslant 1.0 \text{ A} \\ 8.0 \leqslant V_{in} \leqslant 20 \text{ Vdc, } I_0 = 1 \\ 7.5 \leqslant V_{in} \leqslant 20 \text{ Vdc, } I_0 = 1 \end{array}$.0 A LM1	340 40, LM340 40	ďΔ	ΔI _b	140 — 140 — 140 — 140 — 140 —	M.I — M.I — M.I — M.I —A 0.1 M.I —A 0.1	0.8 1.0 0.5 0.8 1.0	mA
Ripple Rejection LM140 LM340 I _O = 1.0 A (T _J = +25°C) LM140 LM340	78	65 68 68	角柱	RR	68 62 68 62	80 80 —	-28°C)	dB CAI OAE CT 10
Dropout Voltage	2.0	-	OV - niV	V _{in} - V _O	_	2.0	_	Vdc
Output Resistance	35	- 1	OFF	RO	_	30	- 0	mΩ
Short-Circuit Current Limit	1.9		nel I	I _{sc}	_	2.0	firm ial town	A
Output Noise Voltage (T _A = + 10 Hz ≤ f ≤ 100 kHz	25°C)	-	вV	Vn	_	40	= A T) apolit Whit OD	μ¥
Average Temperature Coeffic IO = 5.0 mA	cient of Outp	out Voltage	TCVO	TCVO	gati al / tue	±0.6	Meo O eru is	mV/°C
Peak Output Current (Tj = +2	25°C)	- 1	of l	Io	_	2.4	e a (Y) Insert	Α
Input Voltage to Maintain Lin	ne Regulatio	n (T _J = +25	°C)	(3%)	7.3	ne Re g ulatio	U ni u niarii	Vdc

^{1.} T_{low} = -55°C for LM140 T_{high} = +150°C for LM140 = +125°C for LM340 = 0°C for LM340

Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into
account separately. Pulse testing with low duty cycle is used.

LM140/340 - 6.0 ELECTRICAL CHARACTERISTICS PROPERTY DATA AND LACK TO A CARLO AND A CARLO A

(V_{in} = 11 V, I_O = 500 mA, T_J = T_{low} to T_{high} (Note 1), unless otherwise noted).

Characteristic	Symbol	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	.ov	v _o	5.75	6.0	6.25	Vdc
Input Regulation (Note 2) 9.0 to 21 Vdc 8.0 to 25 Vdc (T _J = +25°C) 9.0 to 13 Vdc, I _O = 1.0 A 8.3 to 21 Vdc, I _O = 1.0 A (T _J = +25°C)	Pagin	Reg _{in}	Ξ	5°88'4 4U	60 60 30 60	Vm little on 25 vde on 25 vde on 12 vde on 20 vde
Load Regulation (Note 2) 5.0 mA \leq I _O \leq 1.0 A 5.0 mA \leq I _O \leq 1.5 A (T _J = +25°C) 250 mA \leq I _O \leq 750 mA (T _J = +25°C)	banties	Regload		D-138,cl - 138,cl	60 60 30	mV
Output Voltage LM140 $9.0 \leqslant V_{in} \leqslant 21 \text{ Vdc, } 5.0 \text{ mA} \leqslant I_{O} \leqslant 1.0 \text{ A,} \\ P_{O} \leqslant 15 \text{ W} \\ \text{LM340} \\ 8.0 \leqslant V_{in} \leqslant 21 \text{ Vdc, } 6.0 \text{ mA} \leqslant I_{O} \leqslant 1.0 \text{ A,} \\ P_{O} \leqslant 15 \text{ W}$	OA	Vo	5.7	6.0	6.3	Vdc
Quiescent Current I _O = 1.0 A LM140 LM340 LM140 (T _J = +25°C) LM340 (T _J = +25°C)	ď	Ib	1111	4.0 4.0 4.0 4.0	7.0 8.5 6.0 8.0	MA OF TALL ON
	40	Δl _b	140 - 340 - 140 - 140 - 340 -	MJ — MJ — MJ — MJ — A 0. MJ — A 0.	0.8 1.0 0.5 0.8 1.0	mA
Ripple Rejection LM140 LM340 I _O = 1.0 A (T _J = +25°C) LM140 LM340	1076	RR	65 59 65 59	78 78 —		dB OA-MA OA-MA OA-MA OA-MA
Dropout Voltage	0V - n(V	Vin - Vo		2.0	-	Vdc
Output Resistance	ON	RO		35	- 9	mΩ
Short-Circuit Current Limit	ne*	I _{sc}		1.9	simily more	Α
Output Noise Voltage (T _A = +25°C) 10 Hz ≤ f ≤ 100 kHz	n ^V	Vn		45	e p V _E ve s SHX O	μV
Average Temperature Coefficient of Output Voltag IO = 5.0 mA	e over	TCVO	gertal/ hig	±0.7	thre Corffi	mV/°C
Peak Output Current (T _J = +25°C)	of I	lo	_	2.4	+ = (I) ma	A
Input Voltage to Maintain Line Regulation (T _J = +2	25°C)	(0°	8.3	na Propulation	id ni <u>er</u> nish	Vdc

^{1.} T_{low} = -55°C for LM140 Thigh = +150°C for LM140 = +125°C for LM340

^{2.} Load and line regulation are specified at constant junction temperature. Changes in Vo due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

LM140/340 - 8.0 ELECTRICAL CHARACTERISTICS RETOARAND JACHROOLS ST - 1 18 11 11 11 11

(Vin = 14 V, IO = 500 mA, T_J = T_{low} to T_{high} (Note 1), unless otherwise noted).

Characteristic	fodmy®	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C) I _O = 5.0 mA to 1.0 A	OV .	v _o	7.7	8.0	8.3	Vdc
Input Regulation (Note 2) 11 to 23 Vdc 10.5 to 25 Vdc (T _J = +25°C) 11 to 17 Vdc, I O = 1.0 A 10.5 to 23 Vdc, IO = 1.0 A (T _J = +25°C)	atess	Regin	_ (p*	_ (3' Ex+=_(T) /	80 80 40 80	ower State of the
Load Regulation (Note 2) 5.0 mA \leq I _O \leq 1.0 A 5.0 mA \leq I _O \leq 1.5 A (T _J = +25°C) 250 mA \leq I _O \leq 750 mA (T _J = +25°C)	Regload	Regload	= 0	: +2 <u>4</u> °0) TJ 26°	80 80 40	mV
Output Voltage LM140 $11.5 \leqslant V_{in} \leqslant 23 \text{ Vdc, } 5.0 \text{ mA} \leqslant I_0 \leqslant 1.0 \text{ A,} \\ P_0 \leqslant 15 \text{ W} \\ \text{LM340} \\ 10.5 \leqslant V_{in} \leqslant 23 \text{ Vdc, } 5.0 \text{ mA} \leqslant I_0 \leqslant 1.0 \text{ A,} \\ P_0 \leqslant 15 \text{ W} \\ \end{cases}$		Vo		8.0	Vis	Vdc
Quiescent Current IO = 1.0 A LM140 LM340 LM140 (T _J = +25°C) LM340 (T _J = +25°C)	di	I _b	= = =	4.0 4.0 4.0 4.0	7.0 8.5 6.0 8.0	mA
$\begin{array}{llllllllllllllllllllllllllllllllllll$	340	ΔI _b	40 40- 40 40- 41 40-LM34 40 40- 43 40-	U - U - U - U - U - U - U - U - U - U -	0.8 1.0 0.5 0.8 1.0	mA
Ripple Rejection LM140 LM340 I _O = 1.0 A (T _J = +25°C) LM140 LM340	南京	RR	62 56 62 56	76 76 —	- +25°C)	dB
Dropout Voltage	OV - mV	V _{in} - V _O	_	2.0	_	Vdc
Output Resistance	08	RO	_	40	- 00	mΩ
Short-Circuit Current Limit	- 381	I _{sc}	_	1.5	fimi#men.	O MA
Output Noise Voltage (T _A = +25°C) 10 Hz ≤ f ≤ 100 kHz	ηV	Vn	-	52	draga -(T _X = DD teleg	μV
Average Temperature Coefficient of Output Volta $I_{\hbox{\scriptsize O}}$ = 5.0 mA	age OVOT	TCVO	tpot V oltag	±1.0	flac(Le nule)	mV/°C
Peak Output Current (T _J = +25°C)	101	lo	_	2.4	e e L ij mer	A
Input Voltage to Maintain Line Regulation (T _J = I _O = 1.0 A	+25°C)	(308	10.5	ne P e gula	Li nis⊷islah	Vdc

^{1.} T_{low} = -55°C for LM140 T_{high} = +150°C for LM140 = +125°C for LM340

Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

LM140/340 - 12 ELECTRICAL CHARACTERISTICS MATERIAL ACTION OF THE METAL OF THE PROPERTY OF THE

(Vin = 19 V, IO = 500 mA, T_J = T_{low} to T_{high} (Note 1), unless otherwise noted).

Characteristic	Symbol	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C) I _O = 5.0 mA to 1.0 A	OV	v _o	11.5	12	12.5	Vdc
Input Regulation (Note 2) 15 to 27 Vdc 14.6 to 30 Vdc (T _J = +25°C) 16 to 22 Vdc, I _O = 1.0 A 14.6 to 27 Vdc, I _O = 1.0 A (T _J = +25°C)	Regin	Regin	_ _ _ _ ps	(3) (1) = 28	120 120 60 120	Vm Jane 1 to 29 Vdc 0.5 to 25 Vdc 1 to 17 Vdc 0.5 to 23 Vd
Load Regulation (Note 2) $5.0 \text{ mA} \le I_O \le 1.0 \text{ A}$ $5.0 \text{ mA} \le I_O \le 1.5 \text{ A} (T_J = +25^{\circ}\text{C})$ $250 \text{ mA} \le I_O \le 750 \text{ mA} (T_J = +25^{\circ}\text{C})$		Regload		= +24°C) (T _J ==255°	120 120 60	mV
Output Voltage LM140 $15.5\leqslant V_{in}\leqslant 27~\text{Vdc, }5.0~\text{mA}\leqslant I_{0}\leqslant 1.0~\text{A,}$ $P_{0}\leqslant 15~\text{W}$ LM340 $14.5\leqslant V_{in}\leqslant 27~\text{Vdc, }5.0~\text{mA}\leqslant I_{0}\leqslant 1.0~\text{A,}$ $P_{0}\leqslant 15~\text{W}$	OA	V _O	A11.4	12	12.6	Vdc
Quiescent Current If _O = 1.0 A LM140 LM340 LM140 (T _J = +25°C) LM340 (T _J = +25°C)	d	IЪ		4.0 4.0 4.0 4.0	7.0 8.5 6.0	mA
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	0	Δl _b	_0.60 _0.60 _0.60 _0.60 _0.60	u - 1 u - 1	0.8 1.0 0.5 0.8 1.0	mA
Ripple Rejection LM140 LM340 I _O = 1.0 A (T _J = +25°C) LM140 LM340	AB	RR	61 55 61 55	72 72 — —	- +25°C)	ONE MAI
Dropout Voltage	0V-n/V	V _{in} - V _O	_	2.0	-	Vdc
Output Resistance	oR .	RO	_	75	- 69	mΩ
Short-Circuit Current Limit	sa ^l	I _{sc}	-	1.1	fimi Linem	O HAD A
Output Noise Voltage (T _A = +25°C) 10 Hz ≤ f ≤ 100 kHz	nV .	Vn	-	75	onego (P) =	μV
Average Temperature Coefficient of Output Voltage IO = 5.0 mA	e ovar	TCVO	erlo M tuqto	±1.5	tecQ_enutet	mV/°C
Peak Output Current (T _J = +25°C)	et l	Io	_	2.4	= LTI-mann	D tog A A
Input Voltage to Maintain Line Regulation (T _J = +2 I _O = 1.0 A	5°C)	(3°65)	14.6	elug=A en	ž nis ic iaM i	Vdc

NOTES:

T_{high} = +150°C for LM140 = +125°C for LM340

^{1.} T_{low} = -55°C for LM140 = 0°C for LM340

Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

LM140/340 — 15 ELECTRICAL CHARACTERISTICS PROTOGRAM AND PROTOBLE STATE OF THE PROTOBLE S

Characteristic		Symbo	ol Min	Тур	Max	Unit
Output Voltage (T _J = +25°C) I _O = 5.0 mA to 1.0 A	VO 173	V ₀	14.4	15	15.6	Vdc
Input Regulation (Note 2) 18.5 to 30 Vdc 17.5 to 30 Vdc (T _J = +25°C) 20 to 26 Vdc, I _O = 1.0 A 17.7 to 30 Vdc, I _O = 1.0 A (T _J = +25°C)	alger	Regin	=======================================	TJ ==25°4	150 150 75 150	io elog mV rug ble a ce 13 ses 82 e 3 ses 82 e 3
Load Regulation (Note 2) 5.0 mA \leq I _O \leq 1.0 A 5.0 mA \leq I _O \leq 1.5 A (T _J = +25°C) 250 mA \leq I _O \leq 750 mA (T _J = +25°C)	Pgload	Regloa	d	: +2 j= C) T _J = + 25°C	150 150 75	mV
Output Voltage LM140 $18.5 \leqslant V_{in} \leqslant 30 \text{ Vdc, } 5.0 \text{ mA} \leqslant I_0 \leqslant P_0 \leqslant 15 \text{ W}$ LM340 $17.5 \leqslant V_{in} \leqslant 30 \text{ Vdc, } 5.0 \text{ mA} \leqslant I_0 \leqslant P_0 \leqslant 15 \text{ W}$		Vo	14.25	15Am		Vdc
Quiescent Current I _O = 1.0 A LM140 LM340 LM140 (T _J = +25°C) LM340 (T _J = +25°C)	d d	Ib,	= -	4.0 4.0 4.0 4.0	7.0 8.5 6.0 8.0	mA end
Quiescent Current Change $18.5 \leqslant V_{in} \leqslant 30 \text{ Vdc}$ $17.5 \leqslant V_{in} \leqslant 30 \text{ Vdc}$ $1.5 \leqslant V_{in} \leqslant 30 \text{ Vdc}$ $1.6 \leqslant V_{in} \leqslant 30 \text{ Vdc}$ $1.6 \leqslant V_{in} \leqslant 30 \text{ Vdc}$ $1.6 \leqslant V_{in} \leqslant 30 \text{ Vdc}$, $1.6 \leqslant V_{in} \leqslant 30 $	40 40, LM340 40	Δl _b	1740- 1740- 1740- 1340-	u - u - u - u - u -∧0.	0.8 1.0 0.5 0.8 1.0	mA
Ripple Rejection LM140 LM340 I _O = 1.0 A (T _J = +25°C) LM140 LM340	98 88 88 88	RR	60 54 60 54	70 70 —	25°6)	dB
Dropout Voltage	- lov-	V _{in} - V	0 -	2.0	_	Vdc
Output Resistance	- of	Ro	_	95	- 5	mΩ
Short-Circuit Current Limit	- 00	I _{sc}		800	dimi d t ners	mA
Output Noise Voltage (T _A = +25°C) 10 Hz ≤ f ≤ 100 kHz	V _n -	Vn	_	90	oleage -f i _A = 20 kHz	μV
Average Temperature Coefficient of Output IO = 5.0 mA	ut Voltage	TCVO	spatto V tugi	±1.8	Med 3- sumb	mV/°C
Peak Output Current (T _J = +25°C)	- 0	Io		2.4	ra L S) mas	L LQA
Input Voltage to Maintain Line Regulation IO = 1.0 A	(T _J = +25°C)	(3	17.7	no f la gular	U ni sy ticki	Vdc

Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into
account separately. Pulse testing with low duty cycle is used.

LM140/340 - 18 ELECTRICAL CHARACTERISTICS TO ANALYS AND ANALYS AT - OAS CAPALL

(Vin = 27 V, IO = 500 mA, T_J = T_{low} to T_{high} (Note 1), unless otherwise noted).

Characteristic		Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C) I _O = 5.0 mA to 1.0 A	O.A.	V _O	17.3	18	18.7	Vdc
Input Regulation (Note 2) 21.5 to 33 Vdc 21 to 33 Vdc (T _J = +25°C) 24 to 30 Vdc, I _O = 1.0 A 21 to 33 Vdc, I _O = 1.0 A (T _J = +25°C)	Regin	Regin	_ (D)	(D) (T)_=+28	180 180 90 180	Vm 250 W 5 0 30 W 7 10 26 Vd 7 10 26 Vd
Load Regulation (Note 2) 5.0 mA \leq IO \leq 1.0 A 5.0 mA \leq IO \leq 1.5 A (TJ = +25°C) 250 mA \leq IO \leq 750 mA (TJ = +25°C)	Backer	Regload	= 0	: +2520) T _U = ±25°	180 180 90	of PAm O
Output Voltage LM140 $22 \leqslant V_{in} \leqslant 33 \text{ Vdc, } 5.0 \text{ mA} \leqslant I_0 \leqslant 1.0 \text{ A,} \\ P_0 \leqslant 15 \text{ W} \\ \text{LM340} \\ 21 \leqslant V_{in} \leqslant 33 \text{ Vdc, } 5.0 \text{ mA} \leqslant I_0 \leqslant 1.0 \text{ A,} \\ P_0 \leqslant 15 \text{ W} \\ \end{cases}$	oV	Vo	17.1		18.9	Vdc
Quiescent Current I _O = 1.0 A LM140 LM340 LM140 (T _J = +25°C) LM340 (T _J = +25°C)	d	Ib	_ _ _	4.0 4.0 4.0 4.0	7.0 8.5 6.0 8.0	mA
$\begin{array}{llllllllllllllllllllllllllllllllllll$	de	Δl _b	8740_ 8340_ 8140_1M3 8140_ 8340_	U - U - U - U 40.1	0.8 1.0 0.5 0.8 1.0	mA
Ripple Rejection LM140 LM340 I _O = 1.0 A (T _J = +25°C) LM140 LM340	RR	RR	59 53 59 53	69 69 —		dB OATMA
Dropout Voltage	Vin-Vo	Vin - Vo	_	2.0	_	Vdc
Output Resistance	of F	RO	_	110	_ 80	mΩ
Short-Circuit Current Limit	121	I _{sc}	_	500	rimi_Ina1	mA
Output Noise Voltage (T _A = +25°C) 10 Hz ≤ f ≤ 100 kHz	V _D	Vn	-	110	= A ^{TL} egstlo sHs OO	μV
Average Temperature Coefficient of Output Voltage IO = 5.0 mA	TCVO	TCVO	gesto M hugh	±2.3	NeoQ-muto	mV/°C
Peak Output Current (T _J = +25°C)	Ol .	10	_	2.4	= LT) there	O MA
Input Voltage to Maintain Line Regulation (T _J = +25° I _O = 1.0 A	°C)	(308	21	islug <u>a</u> ll en	J nightleM	Vdc

^{1.} T_{low} = -55°C for LM140 = 0°C for LM340

Thigh = +150°C for LM140 = +125°C for LM340

Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

LM140/340 - 24 ELECTRICAL CHARACTERISTICS


(V_{in} = 33 V, I_{O} = 500 mA, T_{J} = T_{low} to T_{high} (Note 1), unless otherwise noted).

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C) I _O = 5.0 mA to 1.0 A	Vo	23	24	25	Vdc
Input Regulation (Note 2) 28 to 38 Vdc 27 to 38 Vdc (T _J = +25°C) 30 to 36 Vdc, I O= 1.0 A 27.1 to 38 Vdc, I O= 1.0 A (T _J = +25°C)	Regin		W.3%I 8	240 240 120 240	mV
Load Regulation (Note 2) 5.0 mA \leq I $_{O}$ \leq 1.0 A 5.0 mA \leq I $_{O}$ \leq 1.5 A (T $_{J}$ = +25°C) 250 mA \leq I $_{O}$ \leq 750 mA (T $_{J}$ = +25°C)	Regload	- 08 - 08 - 08 - 08 - 08	-	240 240 120	mV
Output Voltage LM140 $28\leqslant V_{in}\leqslant 38 \text{ Vdc } 5.0 \text{ mA}\leqslant I_0\leqslant 1.0 \text{ A,} \\ P_0\leqslant 15 \text{ W} \\ \text{LM340} \\ 27\leqslant V_{in}\leqslant 38 \text{ Vdc, } 5.0 \text{ mA}\leqslant I_0\leqslant 1.0 \text{ A,} \\ P_0\leqslant 15 \text{ W}$	Vo JAITH ARWYA	22.8		25.2	
Quiescent Current I _O = 1.0 A LM140 LM340 LM140 (T _J = +25°C) LM340 (T _J = +25°C)	A 0.1 Ib .)	=	4.0 4.0 4.0 4.0	7.0 8.5 6.0 8.0	mA
$\begin{array}{llllllllllllllllllllllllllllllllllll$	Δl _b			0.8 1.0 0.5 0.8 1.0	mA
Ripple Rejection LM140 LM340 I _O = 1.0 A (T _J = +25°C) LM140 LM340	RR	56 50 56 50	66 66	TA.AT	dB
Dropout Voltage	V _{in} - V _O	IIH II	2.0		Vdc
Output Resistance	RO		150		mΩ
Short-Circuit Current Limit	I _{sc}	147	200		mA
Output Noise Voltage (T _A = +25°C) 10 Hz ≤ f ≤ 100 kHz	Vn	T	170		μV
Average Temperature Coefficient of Output Voltage I _O = 5.0 mA	TCVO	T	±3.0	- WANTED	mV/°C
Peak Output Current (T _J = +25°C)	lo		2.4	- - v	A A
Input Voltage to Maintain Line Regulation (T _J = +25°C)		27.1			Vdc

^{1.} T_{low} = -55°C for LM140 = 0°C for LM340

Thigh = +150°C for LM140 = +125°C for LM340

^{2.} Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.





LM150 LM250 LM350

Advance Information

3-TERMINAL ADJUSTABLE OUTPUT POSITIVE VOLTAGE REGULATOR

The LM150/250/350 are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 3.0 A over an output voltage range of 1.2 V to 33 V. These voltage regulators are exceptionally easy to use and require only two external resistors to set the output voltage. Further, they employ internal current limiting, thermal shutdown and safe area compensation, making them essentially blow-out proof.

The LM150 series serve a wide variety of applications including local, on card regulation. This device also makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the LM150 series can be used as a precision current regulator.

- Guaranteed 3.0 Amps Output Current
- Output Adjustable between 1.2 V and 33 V
- Load Regulation Typically 0.1%
- Line Regulation Typically 0.005%/V
- Internal Thermal Overload Protection
- Internal Short-Circuit Current Limiting Constant with Temperature
- Output Transistor Safe-area Compensation
- Floating Operation for High Voltage Applications
- Standard 3-lead Transistor Packages
- Eliminates Stocking Many Fixed Voltages

3-TERMINAL ADJUSTABLE POSITIVE VOLTAGE REGULATOR

SILICON MONOLITHIC INTEGRATED CIRCUIT

K SUFFIX
METAL PACKAGE
CASE 1
(TO-3 Type)





(Bottom View)


Pins 1 and 2 electrically isolated from case. Case is third electrical connection.

STANDARD APPLICATION Vin Substituting the state of the s

- * = C_{in} is required if regulator is located an appreciable distance from power supply filter.
- ** = C₀ is not needed for stability, however it does improve transient response.

$$V_{out} = 1.25 \text{ V } (1 + \frac{R_2}{R_1}) + I_{Adj} R_2$$

Since I_{Adj} is controlled to less than 100 μA , the error associated with this term is negligible in most applications



ORDERING INFORMATION

Device	Temperature Range	Package
LM150K	T _J = -55°C to +150°C	Metal Power
LM250K	T _J = -25°C to +150°C	Metal Power
LM350K	T _J = 0°C to +125°C	Metal Power
LM350T	T _J = 0°C to +125°C	Plastic Power

LM150, LM250, LM350

MAXIMUM RATINGS

Rating		Symbol	Value	Unit
Input-Output Voltage Differential		V _I -V _O	35	Vdc
Power Dissipation	1 1000	PD	Internally Limited	
Operating Junction Temperature Range	LM150 LM250 LM350	TJ	-55 to +150 -25 to +150 0 to +125	°C
Storage Temperature Range		T _{stq}	-65 to +150	°C
Soldering Lead Temperature (10 seconds)		- manager and	300	°C

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, VI-VO = 5 V; IL = 1.5 A; T.J = Tlow to Thigh [see Note 1]; Pmax = 30 W)

		ments	L	M150/2	50	is glast	LM350	nuit la	110111-1
Characteristic	Figure	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Line Regulation (Note 2) $T_A = 25^{\circ}C$, $3 \lor \leqslant V_I - V_O \leqslant 35 \lor$	1	Regline	69 06 A	0.005	0.01	eidT .ac	0.005	0.03	%/V
Load Regulation (Note 2) $T_A = 25^{\circ}C$, 10 mA $\leq I_L \leq 3A$	2	Regload	the adju	e rajonqu barween	geletor. Lossistoi	ching of ing a fixe	aprie swi	an ton o	tupor
$V_0 \le 5V$ $V_0 \ge 5V$		Inersus	-10-00	0.1	0.3	D STHEAS	0.1	25 0.5	mV % VO
Thermal Regulation Pulse = 20 ms	-	Reg _{therm}	-	0.002	Curtiess	s. Crimpus	0.002	этаппае	%/W
Adjustment Pin Current	3	lAdj	_	50	100	-	50	100	μА
Adjustment Pin Current Change $3 \text{ V} \le \text{V}_{\text{I}} \cdot \text{V}_{\text{O}} \le 35 \text{ V}$ $10 \text{ mA} \le \text{I}_{\text{L}} \le 3 \text{ A, P}_{\text{D}} \le \text{P}_{\text{max}}$	1,2	∆lAdj	_	0.2	5	cally 0.1	0.2	5	μА
Reference Voltage (Note 3) $3 \text{ V} \leq \text{V}_{\text{I}} \cdot \text{V}_{\text{O}} \leq 35 \text{ V}$ $10 \text{ mA} \leq \text{I}_{\text{L}} \leq 3 \text{ A, P}_{\text{D}} \leq \text{P}_{\text{max}}$	3	V _{ref}	1.20	1.25	1.30	1.20	1.25	1.30	V
Line Regulation (Note 2) $3 \text{ V} \leq \text{V}_{\text{I}} \cdot \text{V}_{\text{O}} \leq 35 \text{ V}$	1	Regline	_	0.02	0.05) #916-91	0.02	0.07	%/V
Load Regulation (Note 2) 10 mA \leq I _L \leq 3 A V _O \leq 5 V V _O \geq 5 V	2	Regload	_	20 0.3	50	r Higo V sistor Pa Aaru Fo	20 0.3	70 1.5	mV %VO
Temperature Stability ($T_{low} \leq T_J \leq T_{high}$)	3	TS	_	1	_	-	1	_	%Vo
Minimum Load Current to Maintain Regulation (VI-VO = 35 V)	3	ILmin	_	3.5	5	BAGIA	3.5	10	mA
Maximum Output Current V_I - $V_O \le 10$ V, $P_D \le P_{max}$ V_I - $V_O = 30$ V, $P_D \le P_{max}$, $T_A = 25$ °C	3	I _{max}	3.0 0.3	4.5	-	3.0 0.25	4.5 1	_	A
RMS Noise, % of V_O $T_A = 25^{\circ}C$, 10 Hz \leq f \leq 10 kHz	-	N	1	0.003			0.003	_	%Vo
Ripple Rejection, V _O = 10 V, f = 120 Hz (Note 4) Without C _{ADJ} C _{ADJ} = 10 µF	4	RR	_ 66	65 80	SHIPA ,		65 80	=	dB
Long Term Stability, T _J = T _{high} (Note 5) T _A = 25°C for Endpoint Measurements	3	S	_	0.3	1	_	0.3	1	%/1.0 k Hrs.
Thermal Resistance Junction to Case Peak (Note 6) K Package (TO-3) T Package (TO-220) Average (Note 7) K Package (TO-3) T Package (TO-220)	-	R _θ JC	<u> </u>	2.3 — — —	- 1.5 -	_ _ _ _	2.3 2.3 —	- 1.5 1.5	°C/W

NOTES:

(3) Selected devices with tightened tolerance reference voltage available.

(5) Since Long Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.

(6) Thermal Resistance evaluated measuring the hottest temperature on the die using an infrared scanner. This method of evaluation yields very accurate thermal resistance values which are conservative when compared to other measurement techniques.

(7) The average die temperature is used to derive the value of thermal resistance junction to case (average).

Load and line regulation are specified at constant junction temperature.
 Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

⁽⁴⁾ C_{ADJ}, when used, is connected between the adjustment pin and ground.




FIGURE 1 - LINE REGULATION AND $\Delta I_{Adi}/LINE$ TEST CIRCUIT




FIGURE 2 - LOAD REGULATION AND $\Delta I_{Adj}/LOAD$ TEST CIRCUIT




FIGURE 3 - STANDARD TEST CIRCUIT









FIGURE 4 - RIPPLE REJECTION TEST CIRCUIT



































APPLICATIONS INFORMATION

BASIC CIRCUIT OPERATION


The LM150 is a 3-terminal floating regulator. In operation, the LM150 develops and maintains a nominal 1.25 volt reference (V_{ref}) between its output and adjustment terminals. This reference voltage is converted to a programming current (I_{PROG}) by R1 (see Figure 17), and this constant current flows through R2 to ground. The regulated output voltage is given by:

$$V_{out} = V_{ref} (1 + \frac{R2}{R1}) + I_{Adj} R2$$

Since the current from the adjustment terminal (I_{Adj}) represents an error term in the equation, the LM150 was designed to control I_{Adj} to less than 100 μ A and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

Since the LM150 is a floating regulator, it is only the voltage differential across the circuit which is important to performance, and operation at high voltages with respect to ground is possible.

FIGURE 17 - BASIC CIRCUIT CONFIGURATION



LOAD REGULATION

The LM150 is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

EXTERNAL CAPACITORS

A 0.1 μF disc or 1 μF tantalum input bypass capacitor (C_{in}) is recommended to reduce the sensitivity to input line impedance.

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor (C_{ADJ}) prevents ripple from being amplified as the output voltage is increased. A 10 μ F capacitor should improve ripple rejection about 15dB at 120 Hz in a 10 volt application.

Although the LM150 is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance (C_0) in the form of a 1 μ F tantalum or 25 μ F aluminum electrolytic capacitor on the output swamps this effect and insures stability.

PROTECTION DIODES

When external capacitors are used with any I.C. regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

Figure 18 shows the LM150 with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values ($C_0 > 25~\mu\text{F}$, $C_{\text{ADJ}} > 10~\mu\text{F}$). Diode D₁ prevents C_0 from discharging thru the I.C. during an input short circuit. Diode D₂ protects against capacitor C_{ADJ} discharging through the I.C. during an output short circuit. The combination of diodes D1 and D2 prevents C_{ADJ} from discharging through the I.C. during an input short circuit.

FIGURE 18 – VOLTAGE REGULATOR WITH PROTECTION DIODES




FIGURE 19 — "LABORATORY" POWER SUPPLY WITH ADJUSTABLE
CURRENT LIMIT AND OUTPUT VOLTAGE




FIGURE 20 - ADJUSTABLE CURRENT LIMITER




FIGURE 22 - SLOW TURN-ON REGULATOR




FIGURE 21 - 5 V ELECTRONIC SHUT DOWN REGULATOR





FIGURE 23 - CURRENT REGULATOR





MC1400 MC1400A MC1500 MC1500A

00.A - MC1500.A

Advance Information

TIGHT-TOLERANCE, LOW-DRIFT VOLTAGE REFERENCE FAMILY

The MC1400 series of ICs is a family of temperature-compensated voltage references for precision data conversion and instrumentation applications. Advances in thin-film resistors, laser-trimming techniques, ion-implanted devices, and monolithic fabrication techniques make this reference both temperature and time stable in applications demanding accuracy to the 12-bit level.

These devices offer simple, no-external-component operation as three-terminal, positive-voltage references, and also simple, one-external-resistor operation as either positive or negative references. Unique circuitry permits these devices to either source or sink greater than 10 mA of load current with excellent regulation. This feature means that the buffer amplifiers and current sources normally required for precision zener references can be eliminated.


- Four Different Output Voltages: 2.5, 5.0, 6.25, 10 V
- Tight Absolute Accuracy: ±0.2% Maximum Initial Tolerance
- Single-Component Output Trimming Without Degrading Temperature Coefficient
- Wide Input Voltage Range: $(V_{out} + 1.0 \text{ V}) \leq V_{in} \leq 40 \text{ V}$
- Three-Terminal Operation:

Positive References That Can Source and Sink Current

• Two-Terminal Operation:

Positive or Negative References Floating References


- Low Current Consumption: 1.0 mA Typical
- Very Low Temperature Coefficient
- Low Output Noise Voltage
- Excellent Ripple Rejection: 87 dB Typical at 120 Hz
- Excellent Long Term Stability: 25 ppm / 1000 Hrs Typical



PRECISION VOLTAGE REFERENCES

2.5, 5.0, 6.25 and 10-VOLT

LASER-TRIMMED SILICON
MONOLITHIC INTEGRATED CIRCUIT



ORDERING INFORMATION

PACKAGE (ALL TYPES)
Ceramic DIP

Cer	amic DIP
Device	Temperature Range
2.5 Volts	
MC1500U2	-55°C to +125°C
MC1500AU2	-55°C to +125°C
MC1400U2	0°C to +70°C
MC1400AU2	0°C to +70°C
5.0 Volts	PERSONAL PROPERTY AND PROPERTY
MC1500U5	-55°C to +125°C
MC1500AU5	-55°C to +125°C
MC1400U5	0°C to +70°C
MC1400AU5	0°C to +70°C
6.25 Volts	
MC1500U6	-55°C to +125°C
MC1500AU6	-55°C to +125°C
MC1400U6	0°C to +70°C
MC1400AU6	0°C to +70°C
10 Volts	
MC1500U10	-55°C to +125°C
MC1500AU10	-55°C to +125°C
MC1400U10	0°C to +70°C
MC1400AU10	0°C to +70°C

ADI-585

MC1400,A - MC1500,A

MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Applied Voltages	V _{in} V _{TRIM}	-0.3 to +40 -0.3 to +5.0	V	
Load Current V _{TEMP} , Pin 3 Output, Pin 6	ITEMP Iout	±50 ±40	μA mA	
Output Short Circuit Duration To Ground To Vin	t _{sc}	Continuous 10	seconds	
Storage Temperature	T _{stg}	-65 to +150	°C	
Junction Temperature	TJ	+150	°C	
Operating Ambient Temperature Range MC1500,A MC1400,A	TA	-55 to +125 0 to +70	°C	

ELECTRICAL CHARACTERISTICS (V_{in} = 15 Volts, T_A = 25°C and Trim Terminal not connected unless otherwise noted)

			100	AC1400,	A	nation ref	MC1500,	4	
Characteris	tic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (I _O = 0 mA)	U2, AU2 U5, AU5 U6, AU6 U10, AU10	Vo	2.495 4.990 6.240 9.980	2.500 5.000 6.250 10.000	2.505 5.010 6.260 10.020	2.495 4.990 6.240 9.980	2.500 5.000 6.250 10.000	2.505 5.010 6.260 10.020	Volts
Output Voltage Tolerance	MARED	-	-	0.05	0.20	29 = 2	0.05	0.20	%
Output Trim Range (Rp = 10	00 kΩ)	△VTRIM	±6.0	lo Lisir	al muminu	±6.0	: Y040U03	y atmost	%
	otes 1, 4) IC1400/1500 400A/1500A	T _C V _o	eqme Cg	Oegradi	25 10	immaiy i	nightQ n — Ire ge limnes	40 10	ppm/°C
Line Regulation (Note 2) $(V_{in} = 3.5 \text{ V to } 40 \text{ V})$ $(V_{in} = 6.0 \text{ V to } 40 \text{ V})$ $(V_{in} = 7.5 \text{ V to } 40 \text{ V})$ $(V_{in} = 11.5 \text{ V to } 40 \text{ V})$	U2, AU2 U5, AU5 U6, AU6 U10, AU10	RegLINE	_ 10	1.0 1.5 1.5 2.0	3.0 4.0 4.0 4.0	68 <u>76</u> 0 — —	1.0 1.5 1.5 2.0	3.0 4.0 4.0 4.0	mV
Load Regulation (Note 3) $ (-10 \leqslant I_L \leqslant +10 \text{ mA}) $	U2, AU2 U5, AU5 U6, AU6 U10, AU10	RegLOAD	=	6.0 8.0 8.0 8.0	10 20 20 20	Am to 1- Instibiliti	6.0 8.0 8.0 8.0	10 20 20 20	mV
Quiescent Current (Io = 0 m	(A)	l ₁	_	0.77	1.5	DD 10	0.77	1.5	mA
Zener Mode Regulation (Fig. $(1.0 \le I_Z \le 10 \text{ mA})$	ure 1) U2, AU2 U5, AU5 U6, AU6 U10, AU10	VZ	=	3.0 6.0 8.0 12	- = - - = -	= =	3.0 6.0 8.0 12	_ _ _	mV
Long Term Stability	9000013M		_	25	137	-	25	-	ppm/1000 hrs

DYNAMIC CHARACTERISTICS (Vin = 15 V, TA = 25°C all voltage ranges unless otherwise noted)

Characteristic			1	AC1400,	A	1	A		
		Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Turn-On Settling Time (F (to ±0.01%)	igure 2)	ts	_	50	1	-	50	-	μS
Output Noise Voltage —	P to P	en			ka E	Nu.	7-1		μV
$(0.1 \leqslant f \leqslant 10 \text{ Hz})$	U2, AU2		-	8.0	1-4	-9	8.0	-	
	U5, AU5		_	12	-	-	12	-	
	U6, AU6		_	14	-34	-	14	1-9	
	U10, AU10			16	-		16		
Small-Signal Output Imp	edance (f = 120 Hz)	z _o	+ 1	0.3	- 7	-	0.3	1-1	Ω
Power Supply Rejection I	Ratio (f = 120 Hz)	PSRR	60	87		60	87	TEP	dB

- 1. T_{min} = -55°C for MC1500,A = 0°C for MC1400,A


 - T_{max} = +125°C for MC1500,A = +70°C for MC1400,A

temperature constant.

- 2. Line Regulation is defined as the maximum excursion in output voltage over a given change in input voltage with zero load current and junction
- 3. Load Regulation is defined as the maximum excursion in output voltage over a given change in load current with a constant input supply voltage of +15 volts and a constant junction temperature.
 - 4. Temperature Coefficient of the output voltage (T_CV_o) is defined as the maximun change in output voltage over applicable temperature divided by the device operating temperature range and expressed as ppm/°C.

TYPICAL CHARACTERISTICS

FIGURE 1 - ZENER MODE REGULATION **TEST CIRCUIT**



NOTE: Iz is the net current flowing into the device.

FIGURE 2 — TURN-ON SETTLING TIME TEST CIRCUIT





FIGURE 3 - NORMALIZED OUTPUT VOLTAGE versus TEMPERATURE






FIGURE 5 — LOAD REGULATION versus TEMPERATURE




FIGURE 6 - ZENER MODE REGULATION versus TEMPERATURE





FIGURE 8 — POWER SUPPLY REJECTION RATIO






FIGURE 9 — QUIESCENT CURRENT versus TEMPERATURE




FIGURE 10 - VTEMP, OUTPUT versus TEMPERATURE




FIGURE 11 - OUTPUT TRIM CONFIGURATION





FIGURE 12 - FIXED REFERENCE



The MC1400 trim terminal can be used to adjust the output voltage over a $\pm 6\%$ range. For example, the output can be set to 10.000 V or to 10.240 V for binary applications. For trimming, Bourns type 3059, 100 k Ω or 200 k Ω trimpot is recommended.

Although the circuit of Figure 11 allows a wide trim range, trimming should be kept to $\leqslant \pm 6\%$ in applications requiring low temperature coefficents.

*For better stability, transient response, and minimum noise voltage, the device should be bypassed with a 0.1 μ F ceramic capacitor from pins 6 to 4 as shown.

MC1400,A - MC1500,A



FIGURE 13 - NEGATIVE REFERENCE OPERATION






FIGURE 14 — TRIMMABLE FLOATING REFERENCE **OPERATION**



*For better stability, transient response, and minimum noise voltage, the device should be bypassed with a 0.1 μF ceramic and a 10 µF electrolytic capacitor from pins 6 to 4 as shown.

OUTLINE DIMENSIONS



THERMAL INFORMATION

The maximum power consumption an integrated circuit can tolerate at a given operating ambient temperature, can be found from the equation:

$$P_{D(T_A)} = \frac{T_{J(max)} - T_A}{R_{\theta JA} (Typ)}$$

Where: $P_{D(T_A)}$ = Power Dissipation allowable at a given operating ambient temperature. This must be greater than the sum of the products of the supply

voltages and supply currents at the worst-case operating condition.

T_{J(max)} = Maximum Operating Junction Temperature as listed in the Maximum Ratings Section

 T_{Δ} = Maximum Desired Operating Ambient Temperature

 $R_{\theta JA}(Typ) = Typical Thermal Resistance$ Junction to Ambient



MC1403,A MC1503,A

LOW-VOLTAGE REFERENCE

A precision band-gap voltage reference designed for critical instrumentation and D/A converter applications. This unit is designed to work with Motorola MC1506, MC1508, and MC3510 D/A converters, and MC14433 A/D systems. Low temperature drift is a prime design consideration.


- Output Voltage = 2.5 V ±25 mV
- Input Voltage Range = 4.5 V to 40 V
- Quiescent Current = 1.2 mA typ
- Output Current = 10 mA
- Temperature Coefficient = 10 ppm/OC typ
- Guaranteed Temperature Drift Specification
- Equivalent to AD580
- Standard 8-Pin DIP Package

Typical Applications

- Voltage Reference for 8-12 Bit D/A Converters
- Low T_C Zener Replacement
- High Stability Current Reference
- Voltmeter System Reference

PRECISION LOW-VOLTAGE REFERENCE

LASER TRIMMED SILICON MONOLITHIC INTEGRATED CIRCUIT




MAXIMUM RATINGS (TA = 25°C unless otherwise noted.)

Rating	Symbol	Value	Unit	
Input Voltage	VI	40		
Storage Temperature	T _{stg}	-65 to 150	ос	
Junction Temperature	TJ	+175	°С	
Operating Ambient Temeprature Range MC1503,A MC1403,A	ТА	-55 to +125 0 to +70	°c °c	

ORDERING INFORMATION Temperature Device Package Range MC1503U -55 to +125 °C Ceramic DIP MC1503AU -55 to +125 °C Ceramic DIP MC1403U 0 to +70°C Ceramic DIP MC1403AU 0 to +70°C Ceramic DIP

FIGURE 1 - A REFERENCE FOR MOTOROLA MONOLITHIC D/A CONVERTERS



PROVIDING THE REFERENCE CURRENT FOR MOTOROLA MONOLITHIC D/A CONVERTERS

The MC1403/1503 makes an ideal reference for the Motorola monolithic D/A converters. The MC1406/1506, MC1408/1508, MC3410/3510 and MC3408 D/A converters all require a stable current reference of nominally 2.0 mA. This can be easily obtained from the MC1403/1503 with the addition of a series resistor, R1. A variable resistor, R2, is

recommended to provide means for full-scale adjust on the D/A converter.

The resistor R3 improves temperature performance by matching the impedance on both inputs of the D/A reference amplifier. The capacitor decouples any noise present on the reference line. It is essential if the D/A converter is located any appreciable distance from the reference.


A single MC1403/1503 reference can provide the required current input for up to five of the monolithic D/A converters.


DS 9468 (Replaces NP-64)

ELECTRICAL CHARACTERISTICS ($V_I = 15 \text{ V}$, $T_A = 25^{\circ}\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (IO = 0 mA)	Vo	2.475	2.50	2.525	V
Temperature Coefficient of Output Voltage MC1503	ΔV _O /ΔΤ	3588		55	ppm/ ^O C
MC1503A		-	_	25	
MC1403		- 30	10	40	
MC1403A		-m 13	10	25	
Output Voltage Change (over specified temperature range)	ΔVΟ	2986			mV
MC1503 A 3-55°C to +125°C		_	_	25 11	
MC1403 } 0°C to +70°C		- 1	-	7.0	
MC1403A		2-65		4.4	
Line Regulation	Regin				mV
$(15 \text{ V} \le \text{V}_1 \le 40 \text{ V})$	and a	e - 10	1.2	4.5	21
(4.5 V ≤ V _I ≤ 15 V)		_	0.6	3.0	
Load Regulation (0 mA < I _O < 10 mA)	Regload	-	. =	10	mV
Quiescent Current (IO = 0 mA)	1914	BRULARIU		1.5	mA

FIGURE 2 - MC1403/1503 SCHEMATIC





MC1403,A - MC1503,A

3-1/2-DIGIT VOLTMETER — COMMON ANODE DISPLAYS, FLASHING OVERRANGE

An example of a 3-1/2-digit voltmeter using the MC14433 is shown in the circuit diagram of Figure 8. The reference voltage for the system uses an MC1403 2.5 V reference IC. The full scale potentiometer can calibrate for a full scale of 199.9 mV or 1.999 V. When switching from 2 V to 200 mV operation, R₁ is also changed, as shown on the diagram.


When using R_C equal to 300 k Ω , the clock frequency for the system is about 66 kHz. The resulting conversion time is approximately 250 ms.

When the input is overrange, the display flashes on and off. The flashing rate is one-half the conversion rate.

This is done by dividing the EOC pulse rate by 2 with 1/2 MC14013B flip-flop and blanking the display using the blanking input of the MC14543B.

The display uses an LED display with common anode digit lines driven with an MC14543B decoder and an MC1413 LED driver. The MC1413 contains 7 Darlington transistor drivers and resistors to drive the segments of the display. The digit drive is provided by four MPS-A12 Darlington transistors operating in an emitter-follower configuration. The MC14543B, MC14013B and LED displays are referenced to VEE via pin 13 of the MC14433. This places the full power supply voltage across the display. The current for the display may be adjusted by the value of the segment resistors shown as 150 ohms in Figure 8.

FIGURE 8 - 3-1/2-DIGIT VOLTMETER



Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.



MC1404 MC1404A MC1504 MC1504A

Advance Information

LOW-VOLTAGE REFERENCE FAMILY

The MC1404 series of ICs is a family of temperature-compensated voltage references for precision data conversion applications, such as A/D, D/A, V/F, and F/V. Advances in laser-trimming and ionimplanted devices, as well as monolithic fabrication techniques, make these devices stable and accurate to 12 bits over both military and commercial temperature ranges. In addition to excellent temperature stability, these parts offer excellent long-term stability and low noise.

Output Voltages: Standard, 5.0 V, 6.25 V, 10 V

• Trimmable Output: > ± 6%

Wide Input Voltage Range: VREF + 2.5 V to 40 V

Low Quiescent Current: 1.25 mA Typical

• Temperature Coefficient: 10 ppm/°C Typical

Low Output Noise: 12 μV p-p Typical

• Excellent Ripple Rejection: > 80 dB Typical

TYPICAL APPLICATIONS


Voltage Reference for 8 – 12 Bit D/A Converters

Low T_C Zener Replacement

High Stability Current Reference

MPU D/A and A/D Applications


FIGURE 1 - VOLTAGE OUTPUT 10 BIT DAC USING MC1404U10



PRECISION LOW-DRIFT VOLTAGE REFERENCES

5.0, 6.25, and 10-VOLT OUTPUT VOLTAGES

LASER TRIMMED SILICON
MONOLITHIC INTEGRATED CIRCUIT



ORDERING	G INFORMATION		
	GE (ALL TYPES) eramic DIP		
Device	Temperature Range		
5.0 Volts			
MC1504U5	-55°C to +125°C		
MC1504AU5	-55°C to +125°C		
MC1404U5 0°C to +70°C			
MC1404AU5 0°C to +70°C			
6.25 Volts	N. Vm. Dod set Dat To m		
MC1504U6	-55°C to +125°C		
MC1504AU6	-55°C to +125°C		
MC1404U6	0°C to +70°C		
MC1404AU6	0°C to +70°C		
10 Volts			
MC1504U10	-55°C to +125°C		
MC1504AU10	-55°C to +125°C		
MC1404U10	0°C to +70°C		
MC1404AU10	0°C to +70°C		

ADI-521

ELECTRICAL CHARACTERISTICS (V_{in} = 15 Volts, T_A = 25°C and Trim Terminal not connected unless otherwise noted)

	7	N.	AC1404,	A	N	1C1504,	A	
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (I _O = 0 mA)	Vo		1100)		_<			Volt
U5, AU5		4.95	5.00	5.05	4.95	5.00	5.05	
U6, AU6	H81 8	6.19	6.25	6.31	6.19	6.25	6.31	
U10, AU10	5	9.90	10	10.10	9.90	10	10.10	
Output Voltage Tolerance	Jay B	_ 8	±0.1	± 1.0	_	± 0.1	±1.0	%
Output Trim Range (Figure 10) (Rp = 100 kΩ)	ΔVTRIM	±6.0	-	-	± 6.0	- 6	_	%
Output Voltage Temperature Coefficient, Over Full Temperature Range	$\Delta V_0/\Delta T$				9-0.0 V 25.0	8.0.8	-	ppm/°C
MC1404, MC1504	0.0	-	10	40	V_01	-	55	
MC1404A, MC1504A	E-	-	10	25	-	-	25	
Maximum Output Voltage Change Over Temperature Range	ΔV _o							mV
MC1404U5, MC1504U5		-	-	14	_	-	50	
MC1404AU5, MC1504AU5		-37	171-139	9.0	No. 30A	1,1947.1	23	r Sta
MC1404U6, MC1504U6	SERV.	-	-	17.5	(44 Uhi	0.5200	62	
MC1404AU6, MC1504AU6	try orace	-		11	-	-	28	
MC1404U10, MC1504U10		-	-	28	-	-	99	
MC1404AU10, MC1504AU10		-	-	18	_	-	45	1
Line Regulation (1) (V _{in} = V _{out} + 2.5 V to 40 V, I _{out} = 0 mA)	RegLINE	-	2.0	6.0	-	2.0	6.0	mV
Load Regulation (1) $(0 \le I_0 \le 10 \text{ mA})$	RegLOAD	-	1-1	10	-	T	10	mV
Quiescent Current (I _O = 0 mA)	- 1600 G	-	1.2	1.5	-	1.2	1.5	mA
Short Circuit Current	I _{sc}	15	20	30	_	-	30	mA
Long Term Stability	cmi s_=1	-	25	-		25	- 1	ppm/1000 h

Note 1: Includes thermal effects.

DYNAMIC CHARACTERISTICS (V_{in} = 15 V, T_A = 25°C all voltage ranges unless otherwise noted)

		MC1404, A			N	A		
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Turn-On Settling Time (to ± 0.01%)	ts	-	50	an Lague	DE YOU	50	P - P B	μѕ
Output Noise Voltage — P to P (Bandwidth 0.1 to 10 Hz)	en	Ī	12		-	12	TT	μV
Small-Signal Output Impedance 120 Hz 500 Hz	ro	-	0.15	_	_	0.15	-	Ω
Power Supply Rejection Ratio	PSRR	70	80	-	70	80	-	dB

FIGURE 2 - SIMPLIFIED DEVICE DIAGRAM




FIGURE 3 - LINE REGULATION versus TEMPERATURE





FIGURE 4 - OUTPUT VOLTAGE versus TEMPERATURE MC1404U10






FIGURE 6 - POWER SUPPLY REJECTION RATIO versus FREQUENCY




FIGURE 7 - QUIESCENT CURRENT versus TEMPERATURE




FIGURE 8 - SHORT CIRCUIT CURRENT versus TEMPERATURE




FIGURE 9 - V_{TEMP} OUTPUT versus TEMPERATURE




FIGURE 10 - OUTPUT TRIM CONFIGURATION






FIGURE 11 - PRECISION SUPPLY USING MC1404




The MC1404 trim terminal can be used to adjust the output voltage over a ±6% range. For example, the output can be set to 10.000 V or to 10.240 V for binary applications. For trimming, Bourns type 3059, $100~k\Omega$ or 200 $k\Omega$ trimpot is recommended.

The addition of a power transistor, a resistor, and a capacitor converts the MC1404 into a precision supply with one ampere current capability. At $V+=15\,V$, the MC1404 can carry in excess of 14 mA of load current with good regulation. If the power transistor current gain exceeds 75, a one ampere supply can be realized.

FIGURE 12 - ULTRA STABLE REFERENCE FOR MC1723 VOLTAGE REGULATOR






18-82


MC1404,A - MC1504,A

FIGURE 14 - HIGH SPEED 8-BIT D/A CONVERTER USING MC1404U10





OUTLINE DIMENSIONS



THERMAL INFORMATION

The maximum power consumption an integrated circuit can tolerate at a given operating ambient temperature, can be found from the equation:

$$P_{D(T_A)} = \frac{T_{J(max)} - T_A}{R_{\theta JA} (Typ)}$$

Where: $P_{D(T_A)}$ = Power Dissipation allowable at a given operating ambient temperature. This must be greater than the sum of the products of the supply

voltages and supply currents at the worst-case operating condition.

T_{J(max)} = Maximum Operating Junction Temperature as listed in the Maximum Ratings Section T_A = Maximum Desired Operating Ambient Temperature

 $R_{\theta JA}(Typ)$ = Typical Thermal Resistance Junction to Ambient

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \le (V_{in} \text{ or } V_{out})$ $\le V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

Specifications and Applications Information

NEGATIVE VOLTAGE REGULATOR

The MC1563/MC1463 is a "three terminal" negative regulator designed to deliver continuous load current up to 500 mAdc and provide a maximum negative input voltage of —40 Vdc. Output current capability can be increased to greater than 10 Adc through use of one or more external transistors.

Specifications and performance of the MC1563/MC1463 Negative Voltage Regulator are nearly identical to the MC1569/MC1469 Positive Voltage Regulator. For systems requiring both a positive and negative power supply, these devices are excellent for use as complementary regulators and offer the advantage of operating with a common input

The MC1563R/MC1463R case can be mounted directly to a grounded heat sink which eliminates the need for an insulator

- Case is at Ground Potential (R package)
- Electronic "Shutdown" and Short-Circuit Protection
- Low Output Impedance 20 Milliohms typical
- High Power Capability 9.0 Watts
- Excellent Temperature Stability ΔVO/ΔT = ± 0.002%/OC typical
- High Ripple Rejection 0.002% typical
- 500 mA Current Capability

NEGATIVE-POWER-SUPPLY VOLTAGE REGULATOR

SILICON MONOLITHIC INTEGRATED CIRCUIT







G SUFFIX METAL PACKAGE CASE 603

R SUFFIX METAL PACKAGE CASE 614

FIGURE 1 - TYPICAL CIRCUIT CONNECTION $(|-3.5| \le V_0 \le |-37| \text{ Vdc}, 1 \le I_L \le 500 \text{ mA})$









FIGURE 3 - ±15 V, ±400 mA COMPLEMENTARY TRACKING



ORDERING	INFORMATION	
DEVICE	TEMPERATURE RANGE	PACKAGE
MC1463G	0° C to +70° C	Metal Can
MC1463R	0° C to +70° C	Metal Power
MC1563G	-55° C to +125° C	Metal Can
MC1563R	-55° C to +125° C	Metal Power

MAXIMUM RATINGS (T_C = +25°C unless otherwise noted.)

Rating	Symbol	Va	Unit	
Input Voltage MC1463 MC1563	٧ı	-3 -4	Vdc	
VI IIVI Sectional		G Package	R Package	
Load Current - Peak	I _L	250	600	mA
Current, Pin 2	12	10	10	mA
Power Dissipation and Thermal Characteristics $T_A = 25^{\circ}C$ Derate above $T_A = 25^{\circ}C$ Thermal Resistance, Junction to Air $T_C = 25^{\circ}C$ Derate above $T_C = 25^{\circ}C$ Thermal Resistance, Junction to Case	PD 1/R _θ JA R _θ JA PD 1/R _θ JC R _θ JC	0.68 5.44 184 1.8 14.4 69.4	2.4 16 62 9.0 61	Watts mW/°C °C/W Watts mW/°C °C/W
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150		°C

OPERATING TEMPERATURE RANGE

Operating Ambient Temperature Range	TA	100 3 40 50 50	°C
MC1463		0 to +70	
MC1563		-55 to +125	

ELECTRICAL CHARACTERISTICS (I_L = 100 mAdc, T_C = +25°C, V_{in} = 15 V, V_O = 10 V unless otherwise noted.)

100			Symbol	MC1563						
Characteristic	Fig.	Note		Min	Тур	Max	Min	Тур	Max	Unit
Input Voltage (TA = Tlow Thigh IL = 1.0 mA)	4	1,6	VI	-8.5	OITAJU	-40	-9.0	- 6 39US	-35	Vdc
Output Voltage Range (I _L = 1.0 mA)	4	-	Vo	-3.6		-37	-3.8	-	-32	Vdc
Reference Voltage (Pin 1 to Ground)	4	-	V _{ref}	-3.4	-3.5	-3.6	-3.2	-3.5	-3.8	Vdc
Minimum Input-Output Voltage Differential (R _{SC} = 0)	4	2	Ivin - vol	-	1.5	2.7	-4	1.5	3.0	Vdc
Bias Current (Standby Current) (I _L = 1.0 mAdc, I _{IB} = I _I - I _L)	4	-	I _{IB}	- 3	7.0	11	-	7.0	14	mAdc
Output Noise (C _n = 0.1 µF, f = 10 Hz to 5.0 MHz)	4	-	٧N	-	120	-	2/3	120	-	μV(rms)
Temperature Coefficient of Output Voltage	4	3	ΔV0/ΔΤ	-	±0.002	-0-	-	±0.002		%/°C
Operating Load Current Range (R _{SC} = 0.3 ohm) R Package (R _{SC} = 2.0 ohms) G Package	4	e <u>u</u> v	I _{LR}	1.0	-	500 200	1.0	-	500 200	mAdc
Input Regulation (V _{in} = 1.0 V _{rms} , f = 1.0 kHz)	4	4	Regline	-	0.002	0.015	-	0.003	0.030	%/V ₀
Load Regulation $ (T_J = \text{Constant } [1.0 \text{ mA} \leqslant I_L \leqslant 20 \text{ mA}]) \\ (T_C = +25^{\circ}\text{C } [1.0 \text{ mA} \leqslant I_L \leqslant 50 \text{ mA}]) \text{ R Package } \\ \text{G Package} $	6	5	Regload	# <u>0</u> 84	0.4 0.005 0.01	1.6 0.05 0.13	-	0.7 0.005 0.01	2.4 0.05 0.13	mV %
Output Impedance (f = 1.0 kHz)	7	1	z _o	-	20	-	-	35	-	milliohm
Shutdown Current (V _I = -35 Vdc)	8		I _{sd}	TI	7.0	15	-	14	50	μAdc

① T_{low} = 0°C for MC1463 = -55°C for MC1563

Heat sink required for Thigh testing of "G" package.

② Thigh = +70°C for MC1463 = +125°C for MC1563

MC1463, MC1563

- Note 1. "Minimum Input Voltage" is the minimum "total instantaneous input voltage" required to properly bias the internal zener reference diode.
- Note 2. This parameter states that the MC1563/MC1463 will regulate properly with the input-output voltage differential $|V_1-V_O|$ as low as 2.7 Vdc and 3.0 Vdc respectively. Typical units will regulate properly with $|V_1-V_O|$ as low as 1.5 Vdc as shown in the typical column.
- Note 3. "Temperature Coefficient of Output Voltage" is defined as:

$$\Delta V_{O}/\Delta T = \frac{\pm (V_{O} \text{ max} - V_{O} \text{ min}) (100)}{\triangle T_{A} (V_{O} @ T_{A} = +25^{\circ}\text{C})}$$

where \triangle T_A = +180°C for the MC1563 +75°C for the MC1463

The output-voltage adjusting resistors (R_A and R_B) must have matched temperature characteristics in order to maintain a constant ratio independent of temperature.

Note 4. Input regulation is the percentage change in output voltage per volt change in the input voltage and is expressed as

Input Regulation =
$$\frac{V_O}{V_O(V_I)}$$
 100 (%/ V_O).

where $\mathbf{v_0}$ is the change in the output voltage $\mathbf{V_0}$ for the input change $\mathbf{v_{in}}$.

The following example illustrates how to compute maximum output voltage change for the conditions given:

$$V_{O} = \frac{\text{Reg}_{\text{in}} = 0.015\%/V_{O}}{V_{O} = 10 \text{ Vdc}}$$

$$V_{O} = \frac{10 \text{ Vdc}}{v_{\text{in}} = 1.0 \text{ V(rms)}}$$

$$V_{O} = \frac{(\text{Reg}_{\text{line}}) (V_{I}) (V_{O})}{100}$$

$$= \frac{(0.015)(1.0)(10)}{100}$$

$$= 0.0015 \text{ V(rms)}$$


Note 5. Temperature drift effect must be taken into account separately for conditions of high junction temperature changes due to the thermal feedback that exists on the monolithic chip.

Load Regulation =
$$\frac{\text{VO} |I_L = 1.0 \text{ mA}|^{-\text{VO}} |I_L = 50 \text{ mA}|}{\text{VO} |I_L = 1.0 \text{ mA}|} \times 100$$

Note 6. Not to exceed maximum package power dissipation.

TEST CIRCUITS

(IL = 100 mAdc, TC = +25°C unless otherwise noted.)



GENERAL DESIGN INFORMATION

1. Output Voltage, VO

a) Output Voltage is set by resistors RA and RB (see Figure 9). Set R_B = 6.8 k ohms and determine R_A from the graph of Figure 11 or from the equation:

$R_A \approx (2 |V_O| - 7) k\Omega$

- b) Output voltage can be varied by making RA adjustable as shown in Figures 9 and 10.
- c) Output voltage, Vo, is determined by the ratio of RA and RB therefore optimum temperature performance can be achieved if RA and RB have the same temperature coefficient.
- d) $V_0 = V_{ref} (1 + R_A)$; therefore the tolerance on RB

output voltage is determined by the tolerance of Vref and RA and RB.

2. Short-Circuit Current, ISC

Short-Circuit Current, ISC is determined by Rsc. Rsc may be chosen with the aid of Figure 11 when using the typical circuit connection of Figure 9.

3. Compensation, C_C A 0.001 μF capacitor (C_C , see Figure 9), will provide adequate compensation in most applications, with or without current boost. Smaller values of C_C will reduce stability and larger values of C_C will degrade pulse response and output impedance versus frequency. The physical location of C_C should be close to the MC1563/MC1463 with short lead lengths.

 Noise Filter Capacitor, C_n, A 0.1 μF capacitor, C_n, from Pin 3 to ground will typically reduce the output noise voltage to $120\,\mu\text{V(rms)}$. The value of C_n can be increased or decreased, depending on the noise voltage requirements of a particular application. A minimum value of 0.001 µF is recommended.

5. Output Capacitor, Co

The value of Co should be at least 10 µF in order to provide good stability.

6. Shutdown Control

One method of turning "OFF" the regulator is to draw 1 mA from Pin 2 (See Figure 8). This control can be used to eliminate power consumption by circuit loads which can be put in "standby" mode. Examples include, an ac or dc "squelch" control for communications circuits, and a dissipation control to protect the regulator under sustained output short-circuiting. As the magnitude of the input-threshold voltage at Pin 2 depends directly upon the junction temperature of the integrated circuit chip, a fixed dc voltage at Pin 2 will cause automatic shutdown for high junction temperatures. This will protect the chip, independent of the heat sinking used, the ambient temperature, or the input or output voltage levels. Standard Logic levels of MRTL, MDTL* or MTTL* can also be used to turn the regulator "ON" or "OFF"

7. Remote Sensing

The connection to Pin 8 can be made with a separate lead direct to the load. Thus, "remote sensing" can be achieved and the effect of undesired impedances (including that of the milliammeter used to measure IL) on zo can be greatly

FIGURE 9 - TYPICAL CIRCUIT CONNECTION




FIGURE 10 - RA versus VO





FIGURE 11 - I_{sc} versus R_{sc}



TYPICAL CHARACTERISTICS

 $C_n = 0.1 \,\mu\text{F}$, $C_c = 0.001 \,\mu\text{F}$, $C_o = 10 \,\mu\text{F}$, $T_C = +25^{\circ}\text{C}$, Unless otherwise noted: VI(nom) = -15 Vdc, VO(nom) = -10 Vdc, IL = 100 mAdc.

FIGURE 12 - TEMPERATURE DEPENDENCE OF SHORT-CIRCUIT LOAD CURRENT




FIGURE 13 - FREQUENCY DEPENDENCE OF OUTPUT IMPEDANCE





FIGURE 14 - DEPENDENCE OF OUTPUT IMPEDANCE ON OUTPUT VOLTAGE







FIGURE 16 - CURRENT LIMITING CHARACTERISTICS



MC1463, MC1563

TYPICAL CHARACTERISTICS (continued)

FIGURE 17 - BIAS CURRENT versus INPUT VOLTAGE




FIGURE 18 – EFFECTS OF LOAD CURRENT ON INPUT-OUTPUT VOLTAGE DIFFERENTIAL




FIGURE 19 — EFFECT OF INPUT-OUTPUT VOLTAGE DIFFERENTIAL ON INPUT REGULATION




FIGURE 20 - INPUT TRANSIENT RESPONSE




FIGURE 21 - LOAD TRANSIENT RESPONSE





FIGURE 22 - DC OPERATING AREA



IVI - VOI, INPUT-OUTPUT VOLTAGE DIFFERENTIAL (VOLTS)



MC1466L MC1566L

MC (463, MC1563

Specifications and Applications Information

MONOLITHIC VOLTAGE AND CURRENT REGULATOR

This unique "floating" regulator can deliver hundreds of volts — limited only by the breakdown voltage of the external series pass transistor. Output voltage and output current are adjustable. The MC1466/MC1566 integrated circuit voltage and current regulator is designed to give "laboratory" power-supply performance.

- Voltage/Current Regulation with Automatic Crossover
- Excellent Line Voltage Regulation, 0.01% +1.0 mV
- Excellent Load Voltage Regulation, 0.01% +1.0 mV
- Excellent Current Regulation, 0.1% +1.0 mA
- Short-Circuit Protection
- Output Voltage Adjustable to Zero Volts
- Internal Reference Voltage
- Adjustable Internal Current Source

PRECISION WIDE-RANGE VOLTAGE and CURRENT REGULATOR

EPITAXIAL PASSIVATED
INTEGRATED CIRCUIT



	1 1 1 1
DATE THE TAXABLE PARTY	Table 1
DRDERING INFOR	RMATION

ORDERING	SINFORMATION	
Device	Temperature Range	Páckage
MC1466L	0°C to +70° C	Ceramic DIP
MC1566L	-55°C to +125°C	Ceramic DIP

TYPICAL APPLICATIONS

FIGURE 1 - 0-TO-15 VDC, 10-AMPERES REGULATOR




FIGURE 3 - 0-TO-250 VDC, 0.1-AMPERE REGULATOR




FIGURE 2 - 0-TO-40 VDC, 0.5-AMPERE REGULATOR





FIGURE 4 - REMOTE PROGRAMMING



MAXIMUM RATINGS (T_A = +25^c unless otherwise noted)

Rating	Symbol	Value	Unit
Auxiliary Voltage MC1466 MC1566	V _{aux}	30 35	Vdc
Power Dissipation (Package Limitation) Derate above T _A = +50°C	P _D 1/θ JA	750 6.0	mW mW/°C
Operating Temperature Range MC1466 MC1566	T _A	0 to +70 -55 to +125	о <u>с</u>
Storage Temperature Range	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS (T_A = +25°C, V_{aux} = +25 Vdc unless otherwise noted)

Characteristic Definition	Characteristic	Symbol	Min	Тур	Max	Unit
Sepan article R3 for an initial load current uses than V _Q = 8.0 Vds. Description Sepand R1 for V _A = 1.0 Vdc and read.	Auxiliary Voltage (See Notes 1 & 2) (Voltage from pin 14 to pin 7) MC1466 MC1566		21 20	Demuelari di legnol di legnol	30 35	Vdc
2N2222 ·V _{in}	Auxiliary Current MC1466 MC1566	laux	HG = ox_bR	9.0 7.0	12 8.5	mAc
01 10 pf 2N3055 0 240 pf OR EQUIV	Internal Reference Voltage (Voltage from pin 12 to pin 7) MC1466 MC1566		17.3 17.5	18.2 18.2	19.7	Vdc
86 36 96 26 613 18 10 k	Reference Current (See Note 3) MC1466 MC1566	ref	0.8	1.0	1.2	mAd
C ₀	Input Current-Pin 8 MC1466 MC1566			6.0 3.0	12 6.0	μAdo
	Power Dissipation MC1466 MC1566	PD	-		360 300	mW
11.00	Input Offset Voltage, Voltage Control Amplifier (See Note 4) MC1466 MC1566		0 3.0	15 15	40 25	mVd
14 5 15 202222 V _{in}	Load Voltage Regulation (See Note 5) MC1466 MC1566		-	1.0 0.7	3.0	m۷
MC1466* 6 240 pF 51 240 pF 51	MC1466 MC1566	ΔV _{ref} /V _{ref}	Z	0.015 0.004	0.03 0.01	%
7 10 R4 501 501 85 101 101 101 101 101 101 101 101 101 10	Line Voltage Regulation (See Note 6) MC1466 MC1566	ΔV _{iov}	¥	1.0 0.7	3.0	mV
R2 10 4 50 4 50 4 50 4 50 4 50 4 50 4 50 4	MC1466 MC1566	ΔV _{ref} /V _{ref}	_	0.015 0.004	0.03	%
	Temperature Coefficient of Output Voltag ($T_A = 0 \text{ to } +75^{\circ}\text{C}$) MC1466 ($T_A = -55 \text{ to } +25^{\circ}\text{C}$) MC1566 ($T_A = +25 \text{ to } +125^{\circ}\text{C}$) MC1566	TCVo	-	0.01 0.006 0.004	-	%/0(
14 5 0 0 E COUTY 0 1 12 12 10 0 F 7 17 1355 13 14 15 15 15 15 15 15 15 15 15 15 15 15 15	Input Offset Voltage, Current Control Amplifier (See Note 4) MC1466 (Voltage from pin 10 to pin 11) MC1566	V _{ioi}	0 3.0	15 15	40 25	mVd
7 11 10 V _{idi} 8,3 R ₂ 8 10 12 12 1500 125 125 125 125 125 125 125 125 125 125	Load Current Regulation (See Note 7) MC1466 MC1566	ΔΙ[/Ι[-8	0.2	%
#2 S2 R ₇ 10 = 10 # = 50 = V2	MC1466 MC1566	Δl _{ref}	- 4	PRESIDENT AND ADDRESS OF THE PRESIDENT ADDRESS OF T	1.0	mAd

MC1466L, MC1566L

The instantaneous input voltage, V_{aux}, must not exceed the maximum value of 30 volts for the MC1466 or 35 volts for the MC1566. The instantaneous value of V_{aux} must be greater than 20 volts for the MC1566 or 21 volts for the MC1466 for proper internal regulation.

NOTE 2

The auxiliary supply voltage V_{aux}, must "float" and be electrically isolated from the unregulated high voltage supply, Vin-

NOTE 3:

Reference current may be set to any value of current less than 1.2 mAdc by applying the relationship: 8.55

$$I_{ref (mA)} = \frac{8.55}{R_1 (k\Omega)}$$

NOTE 4:

A built-in offset voltage (15 mVdc nominal) is provided so that the power supply output voltage or current may be adjusted to zero.

NOTE 5:

Load Voltage Regulation is a function of two additive components, ΔV_{iov} and ΔV_{ref} , where ΔV_{iov} is the change in input offset voltage (measured between pins 8 and 9) and ΔV_{ref} is the change in voltage across R2 (measured between pin 8 and ground). Each component may be measured separately or the sum may be measured across the load. The measurement procedure for the test circuit shown is:

a. With S1 open (14 = 0) measure the value of Viov (1) and Vref (1)

b. Close S1, adjust R4 so that I_4 = 500 μA and note Viov (2) and Vref (2).

Then $\Delta V_{iov} = V_{iov}(1) - V_{iov}(2)$

% Reference Regulation =

$$\frac{[V_{ref(1)} - V_{ref(2)}]}{V_{ref(1)}} (100\%) = \frac{\Delta V_{ref}}{V_{ref}} (100\%)$$

Load Voltage Regulation =

$$\frac{\Delta V_{ref}}{V_{ref}}$$
 (100%) + ΔV_{iov} •

NOTE 6:

Line Voltage Regulation is a function of the same two additive components as Load Voltage Regulation, ΔV_{iov} and ΔV_{ref} (see note 5). The measurement procedure is:

a. Set the auxiliary voltage, V_{aux}, to 22 volts for the MC1566 or the MC1466. Read the value of

Viov (1) and Vref (1).
b. Change the V_{aux} to 28 volts for the MC1566 or the MC1466 and note the value of V_{iov} (2) and V_{ref(2)}. Then compute Line Voltage Regulation:

$$\Delta V_{iov} = \Delta V_{iov}$$
 (1) - V_{iov} (2) % Reference Regulation =

Reference Regulation =
$$\frac{[V_{ref}(1) - V_{ref}(2)]}{V_{ref}(1)} (100\%) = \frac{\Delta V_{ref}}{V_{ref}} (100\%)$$

Line Voltage Regulation =

$$\frac{\Delta V_{\text{ref}}}{V_{\text{ref}}} (100\%) + \Delta V_{\text{iov}} \cdot$$

NOTE 7


Load Current Regulation is measured by the following procedure:

a. With S2 open, adjust R3 for an initial load current, IL(1), such that Vo is 8.0 Vdc.

b. With S2 closed, adjust R_T for V_O = 1.0 Vdc and read IL(2). Then Load Current Regulation =

$$\frac{[I_L(2) - I_L(1)]}{I_L(1)} (100\%) + I_{ref}$$

where Iref is 1.0 mAdc, Load Current Regulation is specified in this manner because Iref passes through the load in a direction opposite that of load current and does not pass through the current sense resistor, Rs.





DUAL ±15-VOLT REGULATOR

The MC 1568/MC 1468 is a dual polarity tracking regulator designed to provide balanced positive and negative output voltages at currents to 100 mA. Internally, the device is set for \pm 15-volt outputs but an external adjustment can be used to change both outputs simultaneously from 8.0 to 20 volts. Input voltages up to \pm 30 volts can be used and there is provision for adjustable current limiting. The device is available in three package types to accomodate various power requirements.

- Internally set to ±15 V Tracking Outputs
- Output Currents to 100 mA
- Outputs Balanced to within 1% (MC1568)
- Line and Load Regulation of 0.06%
- 1% Maximum Output Variation due to Temperature Changes
- Standby Current Drain of 3.0 mA
- Externally Adjustable Current Limit
- Remote Sensing Provisions
- Case is at Ground Potential (R suffix package)

CIRCUIT SCHEMATIC VCC 4(17) 18) VOY OSENSE (*) 2(4) 2(8) 14) VEE 5(8) SND 010(1) VOLTAGE ADJUST (L. package only) SENSE () 2(10) OVO 7(11) OSENSE () 2(10) OVO 7(11) OSENSE () (L. package only) For the R package, the case is ground

MC1468 MC1568

DUAL ±15-VOLT TRACKING REGULATOR

SILICON MONOLITHIC INTEGRATED CIRCUIT





CASE 603C METAL PACKAGE TO-100 G SUFFIX





(bottom view)

CASE 614 METAL PACKAGE R SUFFIX

CASE 632
CERAMIC PACKAGE
TO-116





ORDERING	SINFORMATION	
DEVICE	TEMPERATURE RANGE	PACKAGE
MC1468G	0° C to +70° C	Metal Can
MC1468L	0° C to +70° C	Ceramic DIP
MC1468R	0° C to +70° C	Metal Power
MC1568G	-55° C to +125° C	Metal Can
MC1568L	-55° C to +125° C	Ceramic DIP
MC1568R	-55° C to +125° C	Metal Power

MAXIMUM RATINGS (T_C = +25°C unless otherwise noted.)

Rating		Symbol		Unit		
Input Voltage		V _{CC} , V _{EE}	os in set for	Vdc		
Peak Load Current	display 0	IPK	stler tuent	100	0.8 most ye	mA
Power Dissipation and Thermal Characteristics	eriT going	ni memun si	G Package	R Package	L Package	
$T_A = +25^{\circ}C$		PD	0.8	2.4	1.0	Watts
Derate above T _A = +25°C		1/0 JA	6.6	28.5	10	mW/°C
Thermal Resistance, Junction to Air		θJA	150	35	100	°C/W
$T_{C} = +25^{\circ}C$		PD	2.1	9.0	2.5	Watts
Derate above T _C = +25°C		1/0 JC	14	61	20	mW/°C
Thermal Resistance, Junction to Case		θJC	70	17	50	°C/W
Storage Junction Temperature Range		T _J ,T _{stg}	SERVICE OF STREET	-65 to +175	SUPPLIED FILLE	°C
Minimum Short-Circuit Resistance		R _{SC} (min)		4.0		Ohms

OPERATING TEMPERATURE RANGE

Ambient Temperature		TA	Discourage Committee	°C
	MC1468		0 to +70	
	MC1568		-55 to +125	

ELECTRICAL CHARACTERISTICS (V_{CC} = +20 V, V_{EE} = -20 V, C1 = C2 = 1500 pF, C3 = C4 = 1.0 μ F, R_{SC}^+ = R_{SC}^- = 4.0 Ω , I_{L}^+ = I_{L}^- = 0, T_{C} = +25°C unless otherwise noted.) (See Figure 1.)

1 0 117		MC 1568						
Characteristic	Symbol*	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage	Vo	±14.8	±15	±15.2	±14.5	±15	±15.5	Vdc
Input Voltage	Vin	_	-	±30	_	_	±30	Vdc
Input-Output Voltage Differential	Vin-Vol	2.0	-	-	2.0	-	-	Vdc
Output Voltage Balance	V _{Bal}	-	±50	±150	-	±50	±300	mV
Line Regulation Voltage (Vin = 18 V to 30 V) (Tlow to Thigh	Reg _{in}	1=	70	10 20	-		10 20	mV
Load Regulation Voltage (I $_{L}$ = 0 to 50 mA, T $_{J}$ = constant) (T $_{A}$ = T $_{low}$ to T $_{high}$)	RegL	1-2	1	10 30	12		10 30	mV
Output Voltage Range L Package (See Figure 4.) R and G Packages (See Figures 2 and 13.)	VOR	±8.0 ±14.5		±20 ±20	±8.0 ±14.5	-	±20 ±20	Vdc
Ripple Rejection (f = 120 Hz)	RR		75		-	75	-//-	dB
Output Voltage Temperature Stability (T _{Iow} to Thigh)	TS _{VO}	-	0.3	1.0	1	0.3	1.0	%
Short-Circuit Current Limit (RSC = 10 ohms)	Isc	AT	60		-	60	19	mA
Output Noise Voltage (BW = 100 Hz - 10 kHz)	VN	_	100		ADALLEY TO ATA	100	1	μV(RMS
Positive Standby Current (V _{in} = +30 V)	IB ⁺	-	2.4	4.0	T - 1300	2.4	4.0	mA
Negative Standby Current (Vin = -30 V)	IB_	15 T	1.0	3.0	_	1.0	3.0	mA
Long-Term Stability	△VO/△t	-	0.2	-	-	0.2	-	%/k Hr

¹ $T_{low} = 0^{\circ}C$ for MC1468 = -55°C for MC1568

② $T_{high} = +70^{\circ}C$ for MC1468 = +125°C for MC1568

TYPICAL APPLICATIONS

FIGURE 1 - BASIC 50-mA REGULATOR RSC 02 (4) 1.0 uF SENSE (+) INPUT (+) 4 (7) VCC 1500 pF 10 (1) MC1468 -20 V INPUT (-) VEF 1500 pF 1.0 µF 6 (10) 07 (11) RSC

C1 and C2 should be located as close to the device as possible. A 0.1 μ F ceramic capacitor (C₁₀) may be required on the input lines if the device is located an appreciable distance from the rectifier filter capacitors.

C3 and C4 may be increased to improve load ca and C4 may be increased to improve load transient response and to reduce the output noise voltage. At low temperature operation, it may be necessary to hypass C4 with a 0.1 μ F ceramic disc capacitor

FIGURE 3 - ±1.5-AMPERE REGULATOR (Short-Circuit Protected, with Proper Heatsinking) (Metal-Packaged Devices Only, R Suffix)






FIGURE 2 - VOLTAGE ADJUST AND **BALANCE ADJUST CIRCUIT** (14.5 V ≤ V_{out} ≤ 20 V)



Balance adjust available in MC1568L, MC1468L ceramic dual in line package only

FIGURE 4 - OUTPUT VOLTAGE ADJUSTMENT FOR 8.0 V \leq $|\pm V_0| \leq$ 14.5 V (Ceramic-Packaged Devices Only, L Suffix.)



The presence of the Baladj, pin 2, on devices housed in the dual in-line package (L suffix) allows T_C V_O (%/°C) I_B + (mA) 0.003 10 ·V_{O.V}) R2 14 1.2 k 12 1.8 k 10 3.5 k the user to adjust the output voltages down to +8.0 V. The required value of resistor R2 can 10 7.2 5.0 2.6 0.022 0.025 R1 Rint (o + Vz) $R2 = \frac{R1 R_{int} (0 - v_z)}{R_{int} (V_0 - o - V_z) - o R1}$ Where: R_{int} = An Internal Resistor = R1 = 1 ks; ϕ = 0.68 V V_Z = 6.6 V

7.0

MC1468, MC1568

TYPICAL CHARACTERISTICS

(V_{CC} = +20 V, V_{EE} = -20 V, V_O = \pm 15 V, T_A = +25 °C unless otherwise noted.)




FIGURE 6 - REGULATOR DROPOUT VOLTAGE




FIGURE 7 - MAXIMUM CURRENT CAPABILITY

IL. LOAD CURRENT (mA)

60

80

100




FIGURE 8 - MAXIMUM CURRENT CAPABILITY






FIGURE 9 - ISC versus RSC



RSC, SHORT-CIRCUIT RESISTOR (OHMS)

FIGURE 10 - CURRENT-LIMITING CHARACTERISTICS




MC1468, MC1568

TYPICAL CHARACTERISTICS (continued)

 $(V_{CC} = +20 \text{ V}, V_{EE} = -20 \text{ V}, V_{O} = \pm 15 \text{ V}, T_{A} = +25^{\circ}\text{C}$ unless otherwise noted.)








FIGURE 13 – TEMPERATURE COEFFICIENT OF OUTPUT VOLTAGE




FIGURE 14 - LOAD TRANSIENT RESPONSE




FIGURE 15 - LINE TRANSIENT RESPONSE





FIGURE 16 - RIPPLE REJECTION





MC1469 MC1569

MC1468, MC1568

Specifications and Applications Information

MONOLITHIC VOLTAGE REGULATOR

The MC1569/MC1469 is a positive voltage regulator designed to deliver continuous load current up to 500 mAdc. Output voltage is adjustable from 2.5 Vdc to 37 Vdc. The MC1569 is specified for use within the military temperature range ($-55\ to +125^{\circ}C)$ and the MC1469 within the 0 to +70°C temperature range.

For systems requiring a positive regulated voltage, the MC1569 can be used with performance nearly identical to the MC1563 negative voltage regulator. Systems requiring both a positive and negative regulated voltage can use the MC1569 and MC1563 as complementary regulators with a common input ground.

- Electronic "Shut-Down" Control
- Excellent Load Regulation (Low Output Impedance 20 milliohms typ)
- High Power Capability: up to 17.5 Watts
- Excellent Temperature Stability: ±0.002 %/°C typ
- High Ripple Rejection: 0.002 %/V typ

FIGURE 1-±15 V,±400 mA COMPLEMENTARY TRACKING VOLTAGE REGULATOR





FIGURE 2 – TYPICAL CIRCUIT CONNECTION (3.5 \leq V_O \leq 37 Vdc, 1 \leq L \leq 500 mA)




POSITIVE VOLTAGE REGULATOR INTEGRATED CIRCUIT

SILICON NONOLITHIC EPITAXIAL PASSIVATED



ORDERING INFORMATION DEVICE TEMPERATURE RANGE PACKAGE MC1469G 0° C to +70°C Metal Can MC1469R 0° C to +70° C Metal Power MC1569G -55° C to +125° C Metal Can MC1569R -55° C to +125° C Metal Power

FIGURE 3 - TYPICAL NPN CURRENT BOOST CONNECTION (VO = 5.0 Vdc, IL = 10 Adc [max])



MAXIMUM RATINGS (T_C = +25°C unless otherwise noted)

Rating	Symbol	Va	lue	Unit
Input Voltage MC1469 MC1569	Vin	35 40		Vdc
(0)) (0 () (8)(0 ()) =	lace	G Package	R Package	N 25 2 1
Peak Load Current	IPK	250	600	mA
Current, Pin 2	l _{pin 2} l _{pin 9}	10 5.0	10 5.0	mA
Power Dissipation and Thermal Characteristics $T_A=+25^{\circ}C$ Derate above $T_A=+25^{\circ}C$ Thermal Resistance, Junction to Air $T_C=+25^{\circ}C$ Derate above $T_C=+25^{\circ}C$ Thermal Resistance, Junction to Case	P _D 1/θ J _A θ J _A P _D 1/θ J _C θ J _C	0.68 5.44 184 1.8 14.4 69.4	3.0 24 41.6 14 140 7.15	Watts mW/°C °C/W Watts mW/°C °C/W
Operating and Storage Junction Temperature	T _J , T _{stg}	-65 to	+150	°C

OPERATING TEMPERATURE RANGE

Ambient Temperature	blovA.	TA ~	10 A19	°C
	MC1469		0 to +70	
	MC1569		-55 to +125	

ELECTRICAL CHARACTERISTICS

(T_C = +25^oC unless otherwise noted) (Load Current = 100 mA for "R" Package device, unless otherwise noted) = 10 mA for "G" Package device,

1 ms 4					MC1569			MC1469		
Characteristic	Fig.	Note	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Input Voltage (T _A = T _{low} ① to T _{high} ②)	4	1	Vin	8.5	p -	40	9.0	-	35	Vdc
Output Voltage Range	4,5		Vo	2.5	-	37	2.5	-	32	Vdc
Reference Voltage (Pin 8 to Ground , V _{in} = 15 V	4		V _{ref}	3.4	3.5	3.6	3.2	3.5	3.8	Vdc
Minimum Input-Output Voltage Differential (R _{SC} = 0)	4	2	V _{in} – V _O	-	2.1	2.7	eo-ara	2.1	3.0	Vdc
Bias Current $(V_{in} = 15 \text{ V})$ $(I_L = 1.0 \text{ mAdc}, R_2 = 6.8 \text{ k ohms}, I_{IB} = I_{in} - I_L)$	4	W. H	IIB	-	4.0	9.0	UMIN -	5.0	12	mAdc
Output Noise (C _N = 0.1 µF, f = 10 Hz to 5.0 MHz)	4		٧N	-	0.150	.	-	0.150	-	mV (rms
Temperature Coefficient of Output Voltage	4	3	TCVO	-	±0.002			±0.002	-	%/°C
$ \begin{array}{lll} \text{Operating Load Current Range} \\ \text{(R}_{\text{SC}} \! \leqslant \! 0.3 \text{ ohms)} & \text{R Package} \\ \text{(R}_{\text{SC}} \! \leqslant \! 2.0 \text{ ohms)} & \text{G Package} \end{array} $	4	EALT	IL.	1.0		500 200	1.0	_	500 200	mAdc
Input Regulation	6	4	Regin	1-1	0.002	0.015	- 1	0.003	0.030	%/V ₀
Load Regulation (T _J = Constant [1.0 mA≤I _L ≤20 mA]) (T _C = +25°C [1.0 mA≤I _L ≤50 mA]) R Package G Package	7	5	Regload	=	0.4 0.005 0.01	1.6 0.05 0.13	nuo -	0.7 0.005 0.01	2.4 0.05 0.13	mV %
Output Impedance (C _c = 0.001 µF, R _{Sc} = 1.0 ohm, f = 1.0 kHz, V _{in} = +14 Vdc, V _O = +10 Vdc)	8	6	z _o	-	20	2 - 100 I	5	35	-	milliohm
Shutdown Current (V _{in} = +35 Vdc)	9	10	I _{sd}	1	70	150	-	140	500	μAdc

 $¹ T_{low} = 0^{\circ} C \text{ for MC1469}$ = -55°C for MC1569

② $T_{high} = +70^{\circ} C \text{ for MC1469}$ = $+125^{\circ} C \text{ for MC1569}$

MC1469, MC1569

- Note 1. "Minimum Input Voltage" is the minimum" total instantaneous input voltage" required to properly bias the internal zener reference diode. For output voltages greater than approximately 5.5 Vdc the minimum "total instantaneous input voltage" must increase to the extent that it will always exceed the output voltage by at least the "input-output voltage differential".
- Note 2. This parameter states that the MC1569/MC1469 will regulate properly with the input-output voltage differential ($V_{in} V_{O}$) as low as 2.7 Vdc and 3.0 Vdc respectively. Typical units will regulate properly with ($V_{in} V_{O}$) as low as 2.1 Vdc as shown in the typical column. (See Figure 21.)
- Note 3. "Temperature Coefficient of Output Voltage" is defined as:

MC1569, TCV_O =
$$\frac{\pm (V_{O} \max - V_{O} \min) (100)}{(180^{\circ}\text{C}) (V_{\dot{O}} @ 25^{\circ}\text{C})} = \%/^{\circ}\text{C}$$

MC1469, TCV_O =
$$\frac{\pm (V_O \text{ max} - V_O \text{ min}) (100)}{(75^{\circ}\text{C}) (V_O @ 25^{\circ}\text{C})} = \%/^{\circ}\text{C}$$

The output-voltage adjusting resistors (R1 and R2) must have matched temperature characteristics in order to maintain a constant ratio independent of temperature.

Note 4. Input regulation is the percentage change in output voltage per volt change in the input voltage and is expressed as

Input Regulation =
$$\frac{v_0}{V_0 (v_{in})}$$
 100 (%/V₀)

where v_0 is the change in the output voltage V_0 for the input change v_{in} .

The following example illustrates how to compute maximum output voltage change for the conditions given:

$$\begin{aligned} &\text{Reg}_{\text{in}} = 0.015 \; \% / \text{V}_{\text{O}} \\ &\text{V}_{\text{O}} = 10 \; \text{Vdc} \\ &\text{v}_{\text{in}} = 1.0 \; \text{V}_{\text{(rms)}} \\ &\text{v}_{\text{O}} = \left(\frac{\text{Reg}_{\text{in}}}{100} \left(\frac{\text{v}_{\text{in}}}{100} \right) \left(\frac{\text{V}_{\text{O}}}{100} \right) \\ &= \left(0.015 \right) \left(1.0 \right) \left(10 \right) \\ &= 0.0015 \; \text{V}_{\text{(rms)}} \end{aligned}$$

Note 5. Load regulation is specified for small (≤+17°C) changes in junction temperature. Temperature drift effect must be taken into account separately for conditions of high junction temperature changes due to the thermal feedback that exists on the monolithic chip.

Load Regulation =
$$\frac{|VO||_{L} = 1.0 \text{ mA}}{|VO||_{L} = 1.0 \text{ mA}} \times 100$$

Note 6. The resulting low level output signal (v₀) will require the use of a tuned voltmeter to obtain a reading. Special care should be used to insure that the measurement technique does not include connection resistance, wire resistance, and wire lead inductance (i.e., measure close to the case). Note that No. 22 AWG hook-up wire has approximately 4.0 milliohms/in. dc resistance and an inductive reactance of approximately 10 milliohms/in. at 100 kHz. Avoid use of alligator clips or banana plug-jack combination.

TEST CIRCUITS

FIGURE 4 – CONNECTION FOR $V_0 \ge 3.5 \text{ Vdc}$




FIGURE 6 - INPUT REGULATION




FIGURE 8 - OUTPUT IMPEDANCE




FIGURE 5 - CONNECTION FOR 2.5 Vdc ≥ VO ≤ 3.5 Vdc




FIGURE 7 - LOAD REGULATION





FIGURE 9 - SHUTDOWN CURRENT



GENERAL DESIGN INFORMATION

 Output Voltage, V_O
 For V_O ≥ 3.5 Vdc - Output voltage is set by resistors R1 and R2 (see Figure 4). Set R2 = 6.8 k ohms and determine R1 from the graph of Figure 10 or from the equation:

$$R1 \approx (2 \text{ V}_{0} - 7) \text{ k}\Omega$$

b) For $2.5 \le V_O \le 3.5 \text{ Vdc} - \text{Output voltage is set by resis-}$ tors R1 and R2 (see Figure 5). Resistors R1 and R2 can be determined from the graph of Figure 11 or from the

$$R2 \approx 2 (V_0) k\Omega$$

 $R1 \approx (7 k\Omega - R2) k\Omega$

- c) Output voltage, VO, is determined by the ratio of R1 and R2, therefore optimum temperature performance can be achieved if R1 and R2 have the same temperature coefficient.
- d) Output voltage can be varied by making R1 adjustable as shown in Figure 43.
- e) If VO = 3.5 Vdc (to supply MRTL* for example), tie pins 6, 8 and 9 together. R1 and R2 are not needed in this case.

2. Short Circuit Current, Isc.

Short Circuit Current, I_{SC}, is determined by R_{SC}. R_{SC} may be chosen with the aid of Figure 12 or the expression:

$$R_{\text{SC}} \approx \frac{0.6}{I_{\text{SC}}} \text{ ohm}$$

where I_{SC} is measured in amperes. This expression is also valid when current is boosted as shown in Figure 2.

3. Compensation, C_C

A 0.001 µF capacitor, C_C, from pin 4 to ground will provide adequate compensation in most applications, with or without current boost. Smaller values of Cc will reduce stability and larger values of C_C will degrade pulse response and output impedance versus frequency. The physical location of Cc should be close to the MC1569/MC1469 with short lead lengths.

4. Noise Filter Capacitor, CN

A 0.1 μ F capacitor, C_N, from pin 7 to ground will typically reduce the output noise voltage to 150 μ V (rms). The value of CN can be increased or decreased, depending on the noise voltage requirements of a particular application. A minimum value of 0.001 µF is recommended.

5. Output Capacitor, CO

The value of CO should be at least 1.0 µF in order to provide good stability. The maximum value recommended is a function of current limit resistor Rsc:

$$C_{O} \max \approx \frac{250 \, \mu F}{R_{SC}}$$


where R_{SC} is measured in ohms. Values of CO greater than this will degrade the pulse response characteristics and increase the settling time.


6. Shut-Down Control


One method of turning "OFF" the regulator is to apply a dc voltage at pin 2. This control can be used to eliminate power consumption by circuit loads which can be put in "standby" mode. Examples include, an ac or dc "squelch" control for communications circuits, and a dissipation control to protect the regulator under sustained output shortcircuiting. As the magnitude of the input-threshold voltage at Pin 2 depends directly upon the junction temperature of the integrated circuit chip, a fixed dc voltage at Pin 2 will cause automatic shut-down for high junction temperatures. This will protect the chip, independent of the heat sinking used, the ambient temperature, or the input or output voltage levels. Standard Logic levels of MRTL, MDTL* or MTTL* can also be used to turn the regulator "ON" or

7. Remote Sensina

The connection to pin 5 can be made with a separate lead direct to the load. Thus, "remote sensing" can be achieved and the effect of undesired impedances (including that of the milliammeter used to measure IL) on zo can be greatly







TYPICAL CHARACTERISTICS

Unless otherwise noted: $C_N = 0.1 \,\mu\text{F}$, $C_C = 0.001 \,\mu\text{F}$, $C_O = 1.0 \,\mu\text{F}$, $T_C = +25^{\circ}\text{C}$, $V_{in} \text{ nom} = +9.0 \,\text{Vdc}$, $V_O \text{ nom} = +5.0 \,\text{Vdc}$, $I_L > 200 \,\text{mA}$ for R package only.

FIGURE 13 – DEPENDENCE OF OUTPUT IMPEDANCE ON OUTPUT VOLTAGE




FIGURE 14 - OUTPUT IMPEDANCE versus R_{sc}




FIGURE 15 – FREQUENCY DEPENDENCE OF INPUT REGULATION, $C_O = 10 \mu F$




FIGURE 16 – FREQUENCY DEPENDENCE OF INPUT REGULATION, $C_0 = 2.0 \ \mu F$




FIGURE 17 - CURRENT-LIMITING CHARACTERISTICS





FIGURE 18 - BIAS CURRENT versus INPUT VOLTAGE



MC1469, MC1569

TYPICAL CHARACTERISTICS (continued)

 $C_N = 0.1 \, \mu F$, $C_C = 0.001 \, \mu F$, $C_O = 1.0 \, \mu F$, $T_C = +25 \, ^{\circ} C$, Unless otherwise noted:

Vin nom = +9.0 Vdc, Vo nom = +5.0 Vdc,

IL >200 mA for R package only.

FIGURE 19 - EFFECT OF LOAD CURRENT ON INPUT-OUTPUT VOLTAGE DIFFERENTIAL




FIGURE 20 - EFFECT OF INPUT-OUTPUT VOLTAGE DIFFERENTIAL ON INPUT REGULATION




FIGURE 21 - INPUT TRANSIENT RESPONSE




FIGURE 22 - TEMPERATURE DEPENDENCE OF SHORT-CIRCUIT LOAD CURRENT




FIGURE 23 - FREQUENCY DEPENDENCE





FIGURE 24 - FREQUENCY DEPENDENCE OF OUTPUT IMPEDANCE, $C_0 = 2.0 \mu F$





MC1723 MC1723C

MONOLITHIC VOLTAGE REGULATOR


The MC1723 is a positive or negative voltage regulator designed to deliver load current to 150 mAdc. Output current capability can be increased to several amperes through use of one or more external pass transistors. MC1723 is specified for operation over the military temperature range (-55° C to $+125^{\circ}$ C) and the MC1723C over the commercial temperature range (0 to $+70^{\circ}$ C)


- Output Voltage Adjustable from 2 Vdc to 37 Vdc
- Output Current to 150 mAdc Without External Pass Transistors
- 0.01% Line and 0.03% Load Regulation
- Adjustable Short-Circuit Protection


FIGURE 1 — CIRCUIT SCHEMATIC VCC VC (12) 8 0 7 (11) 500 25 k 15 k 6 (10) 9 (13) 9 (20) 9 (13) 9 (20) 10 (22) CURRENT LIMIT PIN NUMBERS ADJACENT TO TERMINALS ARE FOR THE METAL, PACKAGE PIN NUMBERS IN PARENTHESIS ARE FOR DUAL IN LINE PACKAGES.

VOLTAGE REGULATOR

SILICON MONOLITHIC INTEGRATED CIRCUIT







MAXIMUM RATINGS (T_A = +25°C unless otherwise noted.)

Rating		Symbol	Value	Unit
Pulse Voltage from V _{CC} to V _{EE} (50 ms)	CHARACTER	V _{in(p)}	50	V _{peak}
Continuous Voltage from V _{CC} to V _{EE}	0 mAde, Rgc ×	Vin 0.3 = 0	/ 554, 40 -	Vdc
Input-Output Voltage Differential		V _{in} – V _O	40	Vdc
Maximum Output Current	- 914,	LATTIN CHARGE	150	mAdc ·
Current from V _{ref}		I _{ref}	15	mAdc
Current from V _z		mar - Iz	25	mA
Voltage Between Non-Inverting Input and VEE	- 8	Vie	8.0	Vdc
Differential Input Voltage	9 3	Vid	± 5.0	Vdc
Power Dissipation and Thermal Characteristics Plastic Package $T_A = +25^{\circ}C$ Derate above $T_A = +25^{\circ}C$ Thermal Resistance, Junction to Air Metal Package $T_A = +25^{\circ}C$ Derate above $T_A = +25^{\circ}C$ Thermal Resistance, Junction to Air $T_C = +25^{\circ}C$ Derate above $T_A = +25^{\circ}C$ Thermal Resistance, Junction to Case Dual In-Line Ceramic Package Derate above $T_A = +25^{\circ}C$ Thermal Resistance, Junction to Air	20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	PD 1/θJA θJA PD 1/θJA θJA PD 1/θJA θJC PD 1/θJA θJA	1.25 10 100 1.0 6.6 150 2.1 14 35 1.5	W mW/°C °C/W Watt mW/°C °C/W Watts mW/°C °C/W Watt
Operating and Storage Junction Temperature Range Metal Package Dual In-Line Ceramic and Ceramic Flat Packages		T _J , T _{stg}	-65 to +150 -65 to +175	°C
	MC1723C MC1723	ТА	0 to +70 -55 to +125	°C

ELECTRICAL CHARACTERISTICS (Unless otherwise noted: $T_A = +25^{\circ}C$, V_{in} 12 Vdc, $V_O = 5.0$ Vdc, $I_L = 1.0$ mAdc, $R_{SC} = 0$, C1 = 100 pF, $C_{ref} = 0$ and divider impedance as seen by the error amplifier $\leq 10 \text{ k}\Omega$ connected as shown in Figure 2)

		MC1723						
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Input Voltage Range	V _{in}	9.5		40	9.5	-	40	Vdc
Output Voltage Range	Vo	2.0	- P2(1)	37	2.0	-	37	Vdc
Input-Output Voltage Differential	V _{in} -V _O	3.0	-	38	3.0	-	38	Vdc
Reference Voltage	V _{ref}	6.95	7.15	7.35	6.80	7.15	7.50	Vdc
Standby Current Drain (I _L = 0, V _{in} = 30 V)	IIB	136-	2.3	3.5		2.3	4.0	mAdc
Output Noise Voltage (f = 100 Hz to 10 kHz) Cref = 0 Cref = 5.0 µF	VN	_	20 2.5	-	mi is a nasi	20 2.5	_	μV(RMS)
Average Temperature Coefficient of Output Voltage ($T_{low} \bigcirc < T_A < T_{high} \bigcirc $)	TCVO	-	0.002	0.015	es maeras	0.003	0.015	%/°C
Line Regulation $ (T_A = +25^{\circ}C) \begin{cases} 12 \text{ V} < \text{V}_{in} < 15 \text{ V} \\ 12 \text{ V} < \text{V}_{in} < 40 \text{ V} \end{cases} \\ (T_{low} \bigcirc T_A < T_{high} \bigcirc T_A < $	Rég _{in}	W (Annual)	0.01 0.02	0.1 0.2 0.3	=	0.01	0.1 0.5 0.3	%Vo
Load Regulation (1.0 mA $<$ I _L $<$ 50 mA) $T_A = +25^{\circ}C$ $T_{low} \cdot 0 < T_A < T_{high} \cdot 0$	Regload	Me hor.	0.03	0.15 0.6	-	0.03	0.2	%VO
Ripple Rejection (f = 50 Hz to 10 kHz) Cref = 0 Cref = 5.0 µF	RejR	Loker	74 86	-		74 86		dB
Short Circuit Current Limit (R _{SC} = 10 Ω , V _O = 0)	Isc	1	65		-	65	_	mAdc
Long Term Stability	△VO/△t		0.1	77 - 1	11-1	0.1	_	%/1000 H

 $2T_{high} = +70^{\circ} C \text{ for MC1723C} = +125^{\circ} C \text{ for MC1723}$

TYPICAL CHARACTERISTICS

 $(V_{in} = 12 \text{ Vdc}, V_O = 5.0 \text{ Vdc}, I_L = 1.0 \text{ mAdc}, R_{SC} = 0, T_A = +25^{\circ}\text{C} \text{ unless otherwise noted.})$

FIGURE 4 – MAXIMUM LOAD CURRENT AS A FUNCTION OF INPUT-OUTPUT VOLTAGE DIFFERENTIAL




FIGURE 5 – LOAD REGULATION CHARACTERISTICS WITHOUT CURRENT LIMITING




FIGURE 6 – LOAD REGULATION CHARACTERISTICS WITH CURRENT LIMITING




FIGURE 7 - LOAD REGULATION CHARACTERISTICS




FIGURE 8 - CURRENT LIMITING CHARACTERISTICS





FIGURE 9 – CURRENT LIMITING CHARACTERISTICS AS A FUNCTION OF JUNCTION TEMPERATURE



TYPICAL CHARACTERISTICS (continued)






FIGURE 11 – LOAD REGULATION AS A FUNCTION OF INPUT-OUTPUT VOLTAGE DIFFERENTIAL




FIGURE 12 – STANDBY CURRENT DRAIN AS A FUNCTION OF INPUT VOLTAGE




FIGURE 13 - LINE TRANSIENT RESPONSE




FIGURE 14 - LOAD TRANSIENT RESPONSE





FIGURE 15 – OUTPUT IMPEDANCE AS FUNCTION OF FREQUENCY



LOAD DEVIATION (mA)

TYPICAL APPLICATIONS

Pin numbers adjacent to terminals are for the metal package; pin numbers in parenthesis are for the dual in-line packages.

FIGURE 16 – TYPICAL CONNECTION FOR 2 \leq $\rm V_{O}$ \leq 7




FIGURE 17 - MC1723,C FOLDBACK CONNECTION




FIGURE 18 - +5 V, 1-AMPERE SWITCHING REGULATOR

FIGURE 19 - +5 V, 1-AMPERE HIGH EFFICIENCY REGULATOR




FIGURE 20 - +15 V, 1-AMPERE REGULATOR





FIGURE 21 - -15 V NEGATIVE REGULATOR





MC3420 MC3520

SWITCHMODE REGULATOR CONTROL CIRCUIT


The MC3520/3420 is an inverter control unit which provides all the control circuitry for PWM push-pull, bridge and series type switchmode power supplies.

These devices are designed to supply the pulse width modulated drive to the base of two external power transistors. Other applications where these devices can be used are in transformerless voltage doublers, transformer coupled dc-to-dc converters and other power control functions.

The MC3520 is specified over the military operating range of -55°C to $+125^{\circ}\text{C}$. The MC3420 is specified from 0°C to $+70^{\circ}\text{C}$.


- Includes Symmetrical Oscillator
- On Chip Pulse Width Modulator, Voltage Reference,
 Dead Time Comparator, and Phase Splitter
- Output Frequency Adjustable (2 kHz to 100 kHz)
- Inhibit and Symmetry Correction Inputs Available
- Controlled Start-Up
- Frequency and Dead Time are Independently Adjustable (0% to 100%)
- Can be Slaved to Other MC3420s
- Open Collector Outputs
- Output Capability 50 mA (Max.)
- On Chip Protection Against Double Pulsing of Same Output During Load Transient Condition


FIGURE 1-TYPICAL APPLICATION



SWITCHMODE REGULATOR CONTROL CIRCUIT

SILICON MONOLITHIC INTEGRATED CIRCUITS





ORD	ERING INFORMAT	ION
DEVICE	TEMPERATURE RANGE	PACKAGE
MC3420P	0 to +70°C	Plastic DIP
MC3420L	0 to +70°C	Ceramic DIP
MC3520L	-55 to +125°C	Ceramic DIP

MC3420, MC3520

MAXIMUM RATINGS

Rating	Symbol	MC3520	MC3420	Unit		
Power Supply Voltage	Vcc	3	0	V		
Output Voltage (pins 11 and 13)	Vout	4	0	V		
Oscillator Output Voltage (pin 14)	V14	3	0	V		
Voltage at pin 4	V ₄	2	.0	٧		
Voltage at pins 3 and 8	V3, V8	5.0		5.0		V
Voltage at pin 5	V ₅	7.0		٧		
Power Dissipation	PD	See Thermal	Information			
Operating Junction Temperature Plastic Package Ceramic Package	lubom ^T J Norman	150	125 150	°C		
Operating Ambient Temperature Range	TA	-55 to +125	0 to +70	oc		
Storage Temperature Range	T _{stg}	-65 to +150 -65 to +150		°C		

ELECTRICAL CHARACTERISTICS (V_{CC} = 10 to 30 V, T_A = 25°C unless otherwise noted.)

				MC3520			MC3420		
Characteristic	Figure	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE SECTION			1015	le2 aust	4 brown 1	otenegr	me Con	T topas	
Reference Voltage (I _{ref} = 400 μA)	5	V _{ref}	7.6	7.8	8.0	7.4	7.8	8.2	V
Temperature Coefficient of Reference Voltage (V _{CC} = 15 V, I _{ref} = 400 μA)	5	TCV _{ref}	NEWS S	0.008	0.03	O VIDEO	0.008	0.03	%/°C
Input Regulation of Reference Voltage $(I_{ref} = 400 \ \mu A)$ $(I_{ref} = 1.0 \ mA)$	5	Reg(in)	ae <u>b</u> ns	3.0 5.0	7.5	best	4.0 5.0	7.5	mV/\
DC SUPPLY SECTION				-	CHECK	Common Common of the Common of	est bound	2 -1 -0	0 4
Supply Voltage	5	Vin	10	_	30	10	_	30	V
Supply Current $(R_{ext} = 10 \text{ k}\Omega, \text{ excluding load and current and }$ reference current)	5	ID		- 6	16	m pa y	tilldags	22	mA
OSCILLATOR SECTION	indian	SHIPS IN B	THE U.S.	ennnon	Skirmali	As Inpu	00/011	distant in	
Line Frequency Stability (f = 20 kHz) (f = 20 kHz, V _{CC} = 15 V, T _{low} to T _{high})	5	Δf Δf	-	0.03	3.0	-	0.04	5.0	% %/°C
Maximum Output Frequency (V _{CC} = 15 V)	6	fmax	100	200	ruguy.	100	200	-	kHz
Minimum Output Frequency (V _{CC} = 15 V)	6	fmin	-	2.0	5.0	-	2.0	5.0	kHz
Oscillator Output Saturation Voltage (I14 sink = 5.0 mA)	11	V _{osc(sat)}	-	0.2	0.5	-	0.2	0.5	V
OUTPUT SECTION							3		
Output Saturation Voltage (I _L = 40 mA, T _{high} to T _{low}) (I _L = 25 mA, T _{high} to T _{low})	7	VCE(sat)	31 -	0.33 0.22	0.5	211	0.33 0.22	0.5	V
Output Leakage Current (VCE = 40 V, pins 11 and 13)	8	ICE	0-	-	50	+	1710	50	μА
COMPARATOR SECTION		1 0	-	9 9 9		200	21800		
Pulse Width Adjustment Range	9	ΔPW	0	-	100	0	-	100	%
Dead Time Adjustment Range	9	ΔDT	0	+	100	0		100	%
Temperature Coefficient of Dead Time	-	TCDT	-	0.1	7102	-	0.1	-	%/°C
Comparator Bias Currents	12,13 14	IIB		5.0	15 30	-	5.0	15 30	μΑ μΑ


ELECTRICAL CHARACTERISTICS (continued)


8 +	3. /			MC352	0	1	MC342	0	
Characteristic	Figure	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
AUXILIARY INPUTS/OUTPUTS									
Ramp Voltage Peak High Peak Low	5	V _{ramp} (Hi) V _{ramp} (Low)	5.5 2.0	6.0 2.4	6.5	5.5	6.0	6.5 2.8	V
Ramp Voltage Change (Vramp Hi - Vramp Low)	5	ΔV _{ramp}	3.0	3.5	4.0	3.0	3.5	4.0	V
Ramp Out Sink Current	5	Isink	+	400	-	-	400	-	μА
Ramp Out Source Current	5	Isource	+	3.0	-	-	3.0	-	mA
Inhibit Input Current — High (VIH = 2.0 V)	10	IIH	-		40	÷ -	-	40	μА
Inhibit Input Current — Low (VIL = 0.8 V)	10	JIL .	-	-25	-180	-	-25	-180	μА
Symmetry Correction Input/Output 2 Inhibit Current — High (V _{SY} = 2.0 V, pin 16)	10	ISY/H	-	-	40	-	-	40	μА
Symmetry Correction Input/Output 2 Inhibit Current — Low (V _{SY} = 0.8 V, pin 16)	10	ISY/L	-	-10	-180	-	-10	-180	μА
F/Fout Source Current	9 -	Isource	+	2.0	1-	-	2.0	-	mA
OUTPUT AC CHARACTERISTICS (TA = Thigh, VCC	= +15 V, f	= 20 kHz)							
Rise Time	15	tr	1	40	T -	-	40	-	ns
Fall Time	15	tf	-	150	-	-	150	-	ns
Overlap Time	15	tov	-	275	-	-	275	-	ns
Assymmetry	- 15	ton1 -ton2	-	± 140	-	-	± 1.0	-	%
(Duty Cycle = 50%)		ton1		1					

NOTE:

T_{high} = +125°C for MC3520 +70°C for MC3420 T_{low} = -55°C for MC3520 0°C for MC3420

FIGURE 2-EQUIVALENT CIRCUIT





GENERAL INFORMATION

The internal block diagram of the MC3420 is shown in Figure 2, and consists of the following sections:

Voltage Reference

A stable reference voltage is generated by the MC3420 primarily for internal use. However, it is also available externally at Pin 9 ($V_{\rm ref}$) for use in setting the dead time (Pin 7) and for use as a reference for the external control loop error amplifiers.

Ramp Generator

The ramp generator section produces a symmetrical triangular waveform ramping between 2.4 V and 6.0 V, with frequency determined by an external resistor (R_{ext}) and capacitor (C_{ext}) tied from Pins 1 and 2, respectively, to ground.

PWM Comparator

The output of the ramp generator at pin 8 is normally connected to Pin 5, RAMP IN. The PWM (pulse width modulation) comparator compares the voltage at Pin 6 (Vcontrol) to the ramp generator output. The level of Vcontrol determines the outputs' pulse width or duty cycle. The duty cycle of each output can vary, exclusive of dead time, from 50% (when Vcontrol is at approximately 2.4 V) to 0% (Vcontrol approximately 6.0 V).

Dead Time Comparator

An additional comparator has been included in MC3420 to allow independent adjustment of system dead time or maximum duty cycle. By dividing down V_{ref} at Pin 9 with a resistive divider or potentiometer, and applying this voltage to Pin 7, a stable dead time is obtained for prevention of inverter switching transistor cross conduction at high duty cycles due to storage time delays.

Phase Splitter

A phase splitter is included to obtain two 180° out of phase outputs for use in multiple transistor inverter systems. It consists of a toggle flip-flop whose clock signal is derived by "ANDing" the output of the PWM comparator and a signal from the ramp generator section. This "AND" gate ensures that the outputs truly alternate under control loop transient conditions. Better understanding of this feature and MC3420 operation may be gained by studying the circuit waveforms, shown in Figure 4.

FIGURE 4 - INTERNAL WAVEFORMS




FIGURE 5 - STANDARD AC, DC TEST CIRCUIT




FIGURE 6 - FREQUENCY LIMIT TEST CIRCUIT





FIGURE 7 - OUTPUT SATURATION TEST CIRCUIT



Note: Use voltage change on pins 6, 7 to change output states.

A voltage must always be present on pins 6 and 7.

FIGURE 8 - OUTPUT LEAKAGE TEST CIRCUIT





FIGURE 9 - OUTPUT DUTY CYCLE TEST CIRCUIT



TYPICAL DUT		TYPICAL DUTY CYCLE versus PWM VOLTAGE (Vcontro				
PIN 7. DEAD TIME VOLTAGE (V) (V _{control} = 2.0 V)	% DUTY CYCLE (FOR EACH OUTPUT)	PIN 6. V _{control} (V) (DEAD TIME VOLTAGE = 1.0 V)	% DUTY CYCLE (FOR EACH OUTPUT)			
2.0	50	2.0	50			
2.5	46	2.5	46			
3.0	40	3.0	40			
3.5	33	3.5	33			
4.0	26	4.0	26			
4.5	18	4.5	18			
5.0	11	5.0	11			
5.5	4.0	5.5	4.0			
6.0	0	6.0	0			

	V ₆	V7	
	Volts		T""
100% Adjust	9	-	
Dead Time	1.0	1.0	10. At 10. 40
Pulse Width	1.0	1.0	(Pin 11 + Pin 13 = Logic "1"
0% Adjust			-0
Dead Time	7.0	1.0	
Pulse Width	1.0	7.0	(Pin 11)(Pin 13) = Logic "1"

NOTE: Logic "1" is TTL-Compatible VOH.

FIGURE 10 - INHIBIT/SYMMETRY TEST CIRCUIT




FIGURE 11 - OSCILLATOR OUTPUT (pin 14) TEST CIRCUIT




FIGURE 12 - VControl BIAS CURRENT TEST CIRCUIT




FIGURE 13 - DEAD TIME BIAS CURRENT TEST CIRCUIT




FIGURE 14 - RAMP IN BIAS CURRENT TEST CIRCUIT








FIGURE 15 - AC TEST CIRCUIT AND WAVEFORMS





TYPICAL CHARACTERISTICS















OPERATION AND APPLICATIONS INFORMATION

The Voltage Reference

The temperature coefficient of V_{ref} has been optimized for a 400 $\mu A~(\cong 20~k\Omega)$ load. If increased current capability is required, an op amp buffer may be used, as shown in Figure 22.

FIGURE 22




Output Frequency

The values of R_{ext} and C_{ext} for a given output frequency, f_0 , can be found from:

$$f_0 \cong \frac{0.55}{R_{\text{ext}} C_{\text{ext}}}; 5.0 \text{ k}\Omega \leqslant R_{\text{ext}} \leqslant 20 \text{ k}\Omega \text{ (Eq. 1)}$$

or from the graph shown in Figure 23.


Note that f_0 refers to the frequency of Output 1 (Pin 11) or Output 2 (Pin 13). The frequency of the ramp generator output waveform at Pin 8 will be twice f_0 .



Dead Time

Figure 24 illustrates how to set or adjust the MC3420 outputs' dead time or maximum duty cycle. For minimum dead time drift with temperature or supply voltage, $V_{D,T}$ should be derived from V_{ref} as shown.

FIGURE 24




Connections to the V_{control} Pin

In many systems, it is necessary to make multiple connections to the $V_{control}$ Pin in order to implement features in addition to voltage regulation such as current limiting, soft start, etc. These can be made by the use of a simple "diode-OR" connection, as shown in Figure 25. This allows whichever control element is seeking the lowest PWM duty cycle to dominate. Note that a resistor, R1, whose value is $\leqslant 50~\mathrm{k}\Omega$ is placed from the $V_{control}$ Pin to ground. This is necessary to provide a dc path for the PWM comparator input bias current under all conditions.

The system duty cycle is given by:

D.C. (%)
$$\cong \frac{V_{\text{Control}} - 2}{4} \times 100$$
 (Eq. 2)

FIGURE 25




MC3420, MC3520

MC3423 MC3523

Soft Start

In most PWM switching supplies, a soft start feature is desired to prevent output voltage overshoots and magnetizing current imbalances in the power transformer primary. This feature forces the duty cycle of the switching elements to gradually increase from zero to their normal operating point during initial system power-up or after an inhibit. This feature can be easily implemented with the MC3420. One method is shown in Figure 26.

FIGURE 26




After an inhibit command or during power-up, the voltage on R1 and Pin 6 exponentially decays from VCC toward ground with a time constant of R1C1, allowing a gradual increase in duty cycle. Diodes D2 – D4 provide a diode-or function at the V_{CONTrOl} Pin, while Q1 serves to reset the timing capacitor, C1, when an inhibit command is received thereby reinitializing the soft-start feature. D1 allows C1 to reset when power (VCC) is turned off.

Inrush Current Limiting

Since many PWM switching supplies are operated directly off the rectified 110 Vac line with capacitive input filters, some means of preventing rectifier failure due to inrush surge currents is usually necessary. One method which can be used is shown in Figure 27.

In this circuit, a series resistor, R_S , is used to provide inrush surge current limiting. After the filter capacitor, C1, is charged, Q1 receives a trigger signal from the control circuitry through T1 and shorts R_S out of the circuit, eliminating its otherwise, larger power dissipation. The trigger signal for Q1 may be derived from either the oscillator output (Pin 14) or one of the MC3420's outputs. If the oscillator output is used, it will be necessary

FIGURE 27




to provide a time delay on the inhibit pin to keep it low until the input filter capacitor, C1, has had time to charge, whereas the initial portion of the soft start timing cycle can be used for this delay if this signal is derived from one of the output pins. However, using the Oscillator Output Pin does offer the advantage that its waveform has a constant 50% duty cycle, independent of the outputs' duty cycle which can simplify the design of a drive circuit for T1.

Slaving

In some applications, as when one PWM inverter/converter is used to feed another, it may be desired that their frequencies be synchronized. This can be done with multiple MC3420s as shown in Figure 28. By omitting their R_{ext} and C_{ext}, up to two MC3420s may be slaved to a master MC3420.

FIGURE 28 - SLAVING THE MC3420





MC3423 MC3523

Specifications and Applications Information

OVERVOLTAGE "CROWBAR" SENSING CIRCUIT


These overvoltage protection circuits (OVP) protect sensitive electronic circuitry from overvoltage transients or regulator failures when used in conjunction with an external "crowbar" SCR. They sense the overvoltage condition and quickly "crowbar" or short circuit the supply, forcing the supply into current limiting or opening the fuse or circuit breaker.

The protection voltage threshold is adjustable and the MC3423/3523 can be programmed for minimum duration of overvoltage condition before tripping, thus supplying noise immunity.

The MC3423/3523 is essentially a "two terminal" system, therefore it can be used with either positive or negative supplies.

MAXIMUM RATINGS

Symbol	Value	Unit
VCC-VEE	40	Vdc
V _{Sense 1}	6.5	Vdc
VSense 2	6.5	Vdc
Vact	7.0	Vdc
10	300	mA
T _A	0 to +70 -55 to +125	°C
TJ	125 150	°C
T _{stg}	-65 to +150	oC
	VSense 1 VSense 2 Vact 10 TA TJ	VSense 1 6.5 VSense 2 6.5 Vact 7.0 IO 300 TA 0 to +70 -55 to +125 TJ 125 150 Tstg -65 to +150




OVERVOLTAGE SENSING CIRCUIT

SILICON MONOLITHIC INTEGRATED CIRCUIT

PI SUFFIX PLASTIC PACK AGE CASE 626 (MC3423 only)

U SUFFIX CERAMIC PACKAGE CASE 693





DEVICE	TEMPERATURE RANGE	PACKAGE
MC3423P1	0 to +70°C	Plastic DIP
MC3423U	0 to +70°C	Ceramic DIP
MC3523U	-55 to +125°C	Ceramic DIP

ELECTRICAL CHARACTERISTICS (5 V < V_{CC} - V_{EE} < 36 V, T_{low} < T_A < T_{high} unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Supply Voltage Range	VCC-VEE	4.5	4 <u>m</u> 48 +)	40	Vdc
Output Voltage (I _O = 100 mA)	V _O	V _{CC} -2.2	V _{CC} -1.8	IR -	Vdc
Indicator Output Voltage (IO(Ind) = 1.6 mA)	V _{OL} (Ind)	- Tonne	0.1	0.4	Vdc
Sense Voltage (T _A = 25°C)	V _{Sense 1} , V _{Sense 2}	2.45	2.6	2.75	Vdc
Temperature Coefficient of V _{Sense 1} (Figure 2)	TCV _{S1}	-	0.06	-	%/ ⁶ C
Remote Activation Input Current (V _{IH} = 2.0 V, V _{CC} -V _{EE} = 5.0 V) (V _{IL} = 0.8 V, V _{CC} -V _{EE} = 5.0 V)	I _{IH}	_	5.0 -120	40 -180	μΑ
Source Current	I _{source}	0.1	0.2	0.3	mA
Output Current Risetime (T _A = 25 ^o C)	t _r	_	400	_	mA/μs
Propagation Delay (T _A = 25°C)	^t pd	_	0.5	1	μς
Supply Current MC3423 MC3523	I _D	-	6.0 5.0	10 7.0	mA

 $T_{low} = -55^{\circ}C$ for MC3523 = 0°C for MC3423 T_{high} = +125°C for MC3523 = +70°C for MC3423

FIGURE 1 - BLOCK DIAGRAM




FIGURE 2 - SENSE VOLTAGE TEST CIRCUIT




FIGURE 3 - BASIC CIRCUIT CONFIGURATION




FIGURE 4 - CIRCUIT CONFIGURATION FOR SUPPLY VOLTAGE ABOVE 36 V





FIGURE 5 – BASIC CONFIGURATION FOR PROGRAMMABLE DURATION OF OVERVOLTAGE CONDITION BEFORE TRIP



APPLICATIONS INFORMATION

BASIC CIRCUIT CONFIGURATION

The basic circuit configuration of the MC3423/3523 OVP is shown in Figure 3 for supply voltages from 4.5 V to 36 V, and in Figure 4 for trip voltages above 36 V. The threshold or trip voltage at which the MC3423/3523 will trigger and supply gate drive to the crowbar SCR, Q1, is determined by the selection of R1 and R2. Their values can be determined by the equation given in Figures 3 and 4, or by the graph shown in Figure 8. The minimum value of the gate current limiting resistor, RG, is given in Figure 9. Using this value of Rg. the SCR, Q1, will receive the greatest gate current possible without damaging the MC3423/3523, If lower output currents are required, RG can be increased in value. The switch, S1, shown in Figure 3 may be used to reset the SCR crowbar. Otherwise, the power supply, across which the SCR is connected, must be shut down to reset the crowbar. If a non currentlimited supply is used, a fuse or circuit breaker, F1, should be used to protect the SCR and/or the load.


The circuit configurations shown in Figures 3 and 4 will have a typical propogation delay of 1.0 μ s. If faster operation is desired, pin 3 may be connected to pin 2 with pin 4 left floating. This will result in decreasing the propogation delay to approximately 0.5 μ s at the expense of a slightly increased TC for the trip voltage value.

CONFIGURATION FOR PROGRAMMABLE MINIMUM DURATION OF OVERVOLTAGE CONDITION BEFORE TRIPPING

In many instances, the MC3423/3523 OVP will be used in a noise environment. To prevent false tripping of the OVP circuit by noise which would not normally harm the load, MC3423/3523 has a programmable delay feature. To implement this feature, the circuit configuration of Figure 5 is used. In this configuration, a capacitor is connected from pin 3 to VFF. The value of this capacitor determines the minimum duration of the overvoltage condition which is necessary to trip the OVP. The value of C can be found from Figure 10. The circuit operates in the following manner: When VCC rises above the trip point set by R1 and R2, an internal current source (pin 4) begins charging the capacitor, C, connected to pin 3. If the overvoltage condition disappears before this occurs, the capacitor is discharged at a rate \approx 10 times faster than the charging rate, resetting the timing feature until the next overvoltage condition occurs.

Occasionally, it is desired that immediate crowbarring of the supply occur when a high overvoltage condition occurs, while retaining the false tripping immunity of Figure 5. In this case, the circuit of Figure 6 can be used. The circuit will operate as previously described for small overvoltages, but will immediately trip if the power supply voltage exceeds $V_{Z\,1}+1.4~V$.

FIGURE 6 – CONFIGURATION FOR PROGRAMMABLE DURATION OF OVERVOLTAGE CONDITION BEFORE TRIP/WITH IMMEDIATE TRIP AT HIGH OVERVOLTAGES



ADDITIONAL FEATURES


1. Activation Indication Output

An additional output for use as an indicator of OVP activation is provided by the MC3423/3523. This output is an open collector transistor which saturates when the OVP is activated. It will remain in a saturated state until the SCR crowbar pulls the supply voltage, VCC, below 4.5 V as in Figure 5. This output can be used to clock an edge triggered flip-flop whose output inhibits or shuts down the power supply when the OVP trips. This reduces or eliminates the heatsinking requirements for the crowbar SCR.

2. Remote Activation Input

Another feature of the MC3423/3523 is its remote activation input, pin 5. If the volage on this CMOS/TTL compatible input is held below 0.8 V, the MC3423/ 3523 operates normally. However, if it is raised to a voltage above 2.0 V, the OVP output is activated independent of whether or not an overvoltage condition is present. It should be noted that pin 5 has an internal pull-up current source. This feature can be used to accomplish an orderly and sequenced shutdown of system power supplies during a system fault condition. In addition, the activation indication output of one MC3423/3523 can be used to activate another MC3423/3523 if a single transistor inverter is used to interface the former's indication output to the latter's remote activation input, as shown in Figure 7. In this circuit, the indication output (pin 6) of the MC3423 on power supply 1 is used to activate the MC3423 associated with power supply 2. Q1 is any small PNP with adequate voltage rating.

FIGURE 7 – CIRCUIT CONFIGURATION FOR ACTIVATING ONE MC3523 FROM ANOTHER



Note that both supplies have their negative output leads tied together (i.e., both are positive supplies). If their positive leads are common (two negative supplies) the emitter of $\Omega 1$ would be moved to the positive lead of supply 1 and R1 would therefore have to be resized to deliver the appropriate drive to $\Omega 1$.

CROWBAR SCR CONSIDERATIONS

Referring to Figure 11, it can be seen that the crowbar SCR, when activated, is subject to a large current surge from the output capacitance, $C_{out}^{\,1}$. This surge current is illustrated in Figure 12, and can cause SCR failure or degradation by any one of three mechanisms: di/dt, absolute peak surge, or I^2t . The interrelationship of these failure methods and the breadth of the application make specification of the SCR by the semiconductor manufacturer difficult and expensive. Therefore, the designer must empirically determine the SCR and circuit elements which result in reliable and effective OVP operation. However, an understanding of the factors which influence the SCR's di/dt and surge capabilities simplifies this task.

1. di/dt manus 9VO ed V 0.5 eveds


As the gate region of the SCR is driven on, its area of conduction takes a finite amount of time to grow, starting as a very small region and gradually spreading. Since the anode current flows through this turned-on gate region, very high current densities can occur in the gate region if high anode currents appear quickly (di/dt). This can result in immediate destruction of the SCR or gradual degradation of its forward blocking voltage capabilities — depending on the severity of the occasion.

1C_{out} consists of the power supply output caps, the load's decoupling caps, and in the case of Figure 11A, the supply's input filter caps.

FIGURE 8 – R1 versus TRIP VOLTAGE

VT. TRIP VOLTAGE (VOLTS)

FIGURE 10 - CAPACITANCE versus MINIMUM OVERVOLTAGE DURATION



MC3423, MC3523

FIGURE 11 – TYPICAL CROWBAR OVP CIRCUIT CONFIGURATIONS




FIGURE 12 – CROWBAR SCR SURGE CURRENT WAVEFORM





FIGURE 13 – CIRCUIT ELEMENTS AFFECTING SCR SURGE & di/dt



The usual design compromise then is to use a garden variety fuse (3AG or 3AB style) which cannot be relied on to blow before the thyristor does, and trust that if the SCR does fail, it will fail short circuit. In the majority of the designs, this will be the case, though this is difficult to guarantee. Of course, a sufficiently high surge will cause an open. These comments also apply to the fuse in Figure 11B.

The value of di/dt that an SCR can safely handle is influenced by its construction and the characteristics of the gate drive signal. A center-gate-fire SCR has more di/dt capability than a corner-gate-fire type and heavily overdriving (3 to 5 times IGT) the SCR gate with a fast ($< 1 \mu s$) rise time signal will maximize its di/dt capability. A typical maximum number in phase control SCRs of less than 50 Arms rating might be 200 A/µs, assuming a gate current of five times IGT and $< 1 \mu s$ rise time. If having done this, a di/dt problem is seen to still exist, the designer can also decrease the di/dt of the current waveform by adding inductance in series with the SCR, as shown in Figure 13. Of course, this reduces the circuit's ability to rapidly reduce the dc bus voltage and a tradeoff must be made between speedy voltage reduction and di/dt.

2. Surge Current

If the peak current and/or the duration of the surge is excessive, immediate destruction due to device overheating will result. The surge capability of the SCR is directly proportional to its die area. If the surge current cannot be reduced (by adding series resistance — see Figure 13) to a safe level which is consistent with the system's requirements for speedy bus voltage reduction, the designer must use a higher current SCR. This may result in the average current capability of the SCR exceeding the steady state current requirements imposed by the dc power supply.

A WORD ABOUT FUSING

Before leaving the subject of the crowbar SCR, a few words about fuse protection are in order. Refering back to Figure 11A, it will be seen that a fuse is necessary if the power supply to be protected is not output current limited. This fuse is not meant to prevent SCR failure but rather to prevent a fire!

In order to protect the SCR, the fuse would have to possess an I2t rating less than that of the SCR and yet have a high enough continuous current rating to survive normal supply output currents. In addition, it must be capable of successfully clearing the high short circuit currents from the supply. Such a fuse as this is quite expensive, and may not even be available.

CROWBAR SCR SELECTION GUIDE

As an aid in selecting an SCR for crowbar use, the following selection guide is presented.

DEVICE	DEVICE IRMS IT		PACKAGE
2N6400 Series	16A	160A	TO220 Plastic
2N6504 Series	25A	160A	TO220 Plastic
2N1842 Series	16A	125A	Metal Stud
2N2573 Series	25A	260A	Metal TO-3 Type
2N681 Series	25A	200A	Metal Stud
MCR3935-1 Series	35A	350A	Metal Stud
MCR81-5 Series	80A	1000A	Metal Stud



Advance Information

POWER SUPPLY SUPERVISORY CIRCUIT/ DUAL-VOLTAGE COMPARATOR

The MC3424 series is a dual-channel supervisory circuit, consisting of two uncommitted input comparators, a reference, output comparators, with high current Drive and Indicator outputs for each channel. The input comparators feature programmable hysteresis, high common-mode rejection, and wide common-mode range, capable of comparing at ground potential with single-supply operation. Separate Delay pins are provided to increase noise immunity by delaying activation of the outputs. A 2.5 V bandgap voltage reference is pinned-out for referencing the input comparators, or other external functions. Independent high current Drive and Indicator outputs for each channel can source and sink up to 300 mA and 30 mA respectively. CMOS/TTL compatible digital inputs provide Remote Activation of each channel's outputs. An Input Enable pin allows control of the input comparators.

Although this device is intended for power supply supervision, the pinned-out reference, uncommitted input comparators, and many other features, enable the MC3424 series to be utilized for a wide range of applications.

- Pinned-Out 2.5 V Reference
- Wide Common-Mode Range
- Programmable Hysteresis
- Programmable Time Delays
- Two 300 mA Drive Outputs
- Remote Activation Capability
- Wide Supply Range: 4.5 V ≤ V_{CC} ≤ 40 V

APPLICATIONS


- Dual Over-Voltage "Crowbar" Protection
- Dual Under-Voltage Supervision
- Over/Under Voltage Protection
- Split-Supply Supervision
- Line-Loss Sensing
- Proportional Controller
- Programmable Frequency Switch
- Battery Charger


Over-Voltage Crowbar Protection, Under-Voltage Indication Vin OOO OVOUT DC Power Supply Cout Under-Voltage Indication Under-Voltage Indication

MC3424, MC3424A MC3524, MC3524A MC3324, MC3324A

POWER SUPPLY SUPERVISORY CIRCUIT/DUAL VOLTAGE COMPARATOR

SILICON MONOLITHIC INTEGRATED CIRCUIT





Device	Temperature Range	Package
MC3524L, AL	-55 to +125°C	Ceramic DIP
MC3324L, AL	-40 to +85°C	Ceramic DIP
MC3324P, AP	-40 to +85 C	Plastic DIP

ADI-594R1

MC3424,A - MC3524,A - MC3324,A A MC3820M - A ASSECOM - A MC3620M -

MAXIMUM RATINGS

Rating		EVAPE	Symbol	Value	Unit
Power Supply Voltage	No.	1 107	Vcc	40	Vdc
Comparator Input Differential Vo	Itage Range		VIDR	±40	Vdc
Comparator Input Voltage Range	_ 0.8±	0.8	VIR	-0.3 to +40	Vdc
Input Enable Voltage Range	212	0.8	VIE	-0.3 to +40	Vdc
Remote Activation Input Voltage	Range		VRA	-0.3 to +40	Vdc
Drive Output Short-Circuit Curre	nt	0.6	IOS(DRV)	Internally Limited	mA
Indicator Output Voltage			VIND	0 to 40	Vdc
Indicator Output Sink Current		50	IND	30	mA
Reference Short-Circuit Current	10001	0.98	IOS(ref)	Internally Limited	mA
Power Dissipation and Thermal (Ceramic Package Maximum Power Dissipation Thermal Resistance Junction Plastic Package Maximum Power Dissipation Thermal Resistance Junction	T _A = 95°C n to Air n @ T _A = 70°C	2.1.a 1.2 1.4	PD R _θ JA PD R _θ JA	1000 80 1000 80	mW °C/W mW °C/W
Operating Junction Temperature Ceramic Package Plastic Package			TJ	+175 +150	°C = C = C
Operating Ambient Temperature MC3524, MC3524A	Range	8.6	TA	-55 to +125	°C
MC3324, MC3324A MC3424, MC3424A		8.1	0.0	-40 to +85 0 to +70	16 Note 31
Storage Temperature Range Ceramic Package	-2.5 1.0	8.6	T _{stg}	-65 to +175	°C
Plastic Package	2.3	25	2.2	-55 to +150	Prolitige (Pin 1)

ELECTRICAL CHARACTERISTICS (4.5 V ≤ V_{CC} ≤ 40 V; T_A = T_{low} to T_{high} [see Note 1] unless otherwise specified.)

285 01 285 140 007 0080		MC3524A/3424A/3324A		MC3524/3424/3324			and and	
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE SECTION	3.0	1.8	-VisialV.	igi .		101.7	uD m.e	- 19
Reference Output Voltage VCC = 15V; IL = 0 mA	V _{ref}				703-5	A THE A LEEP	NT 38	Vdc
T _A = 25°C T _{low} to T _{high} (Note 1)		2.475 2.45	2.5 2.5	2.525 2.55	2.4 2.33	2.5 2.5	2.6 2.63	VET
Line Regulation 4.5 $V \le V_{CC} \le 40 \text{ V}$; $I_L = 0 \text{ mA}$; $T_J = 25^{\circ}\text{C}$	Regline	0.2 ⁻³³ 2A	7.0	15	= VHQVIII	7.0	15	mV
Load Regulation 0 mA ≤ I _L ≤ 10 mA; V _{CC} = 15 V; T _J = 25°C	Regload	-	4.0	12	ste (L = 2 ster (T _A = 1 = 200 V/)	4.0	12	mV
Output Short-Circuit Current (T _A = 25°C)	IOS(ref)	_	23		/c2+=0 V	23		mA
Power Supply Voltage Operating Range	VCC	4.5	(100 0)Q4	40	4.5	constant i	40	Vdc
Power Supply Current V _{CC} = 40 V; T _A = 25°C; No Output Loads V _{C1-} , V _{C2} = V _{CC} ; V _{C1+} , V _{C2} + 0 V	ICC(off)	-	(dent)() 12	15	Inem	12	15	mA
V _{C1+} , V _{C2+} = V _{CC} ; V _{C1-} , V _{C2-} = 0 V	ICC(on)	₹.1	27	32	Nottege	27	32	mA

NOTES:

Thigh = +125°C for MC3524, MC3524A = +85°C for MC3324, MC3324A = +70°C for MC3424, MC3424A

⁽¹⁾ T_{IOW} = -55°C for MC3524, MC3524A = -40°C for MC3324, MC3324A = 0°C for MC3424, MC3424A

⁽²⁾ The input common-mode voltage or input signal voltage should not be allowed to go negative by more than 300 mV. The upper functional limit of the common-mode voltage range is typically V_{CC} –1.4 volts, but either or both inputs can go to 40 volts, independent of V_{CC}, without device destruction.

⁽³⁾ The $V_{th(ES1)}$ limits are approximately 0.9 times the V_{ref} limits over the applicable temperature range.

⁽⁴⁾ The V_{th(OC)} limits are approximately the V_{ref} limits over the applicable temperature range.

MC3424,A - MC3524,A - MC3324,A - MC3324,A

	outs.	MC3524A	/3424A/3	324A	MC352	4/3424/3	324	Unit
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
INPUT SECTION		- 99			A			
Input Offset Voltage	VIO	HEET T				4		mV
T _A = 25°C	Ob+ 00 2 01-	_ giv	±3.0	±8.0		±5.0	±10	1000
T _{low} to T _{high} (Note 1)	04+ et E.O-	- 3iV	±3.0	±12		±5.0	±15	S All to
Input Offset Current	10	ARV	±3.0	±25	lege Hangs	±3.0	±25	nA
T _A = 25°C T _{low} to T _{high} (Note 1)	timi.) yttematrit	Wadia	±3.0 ±3.0	±250	manu	±3.0	±250	District
Input Bias Current	I _{IB}	GNBA				speniov	adeac A	nA
T _A = 25°C	O.	- 000	50	250		50	250	MEADIN
Tlow to Thigh (Note 1)	simil vitametat	- Gestad	500	1000	- then	500	1000	morel al
Comparator Input Functional Common Mode Range (T _A = 25°C, Note 2)	VICR	-0.1	V _{CC} -1.4	sometre	-0.1	Vcc-1.4	Neutralia nic Pack	V
Hysteresis Activation Voltage	V _{H(act)}	64		0.40	AT 40 noise	place C town	F murali	V
V _{CC} = 15 V; V _{C1+} , V _{C2+} = V _{CC} ; T _A = 25°C	08	ALB			IIA at moitor	ul. eonusia		1811 1811 19
I _H = 10% I _H = 90%	0001	219	1.2	peot :	AT SLIGHTS	1.2	S AUTHORIS	EMI I
Hysteresis Current	- 08	10	12.5	15	9.0	12.5	16	
V _{CC} = 15 V; V _{C1-} , V _{C2-} = 2.5 V;	lн	10	12.5	15	9.0	12.5	10	μΑ
V _{C1+} , V _{C2+} = V _{CC} ; T _A = 25°C	4176					901		REC
Common Mode Rejection Ratio	CMRR	60	72		60	72	190000	dB
Power Supply Rejection Ratio	PSRR	_ A1	95	_	allung area	95		dB
Input Enable Threshold (Pin 16; Note 3)	V _{th(IE)}	0.9	1.4	1.9	0.9	1.4	1.9	V
Input Enable Current (Pin 16)	0000					S024A	JUNE 18	μΑ
VIL(IE) = 0 V	IIL(IE)	- 0107	-0.5	-2.5	-	-0.5	-2.5	95 001
V _{IH(IE)} = 40 V	IH(IE)	-	0.05	1.0	-	0.05	1.0	Code
Enable Select 1 Threshold Voltage (Pin 2)	V _{th} (ES1)	2.2	2.25	2.3	2.1	2.25	2.4	V
Delay Pin Voltage (I _{DLY} = 0 mA)			E STEEL STEEL					V
Low State High State	VOL(DLY)	- V 05	0.2	0.5	V 05	0.2	0.5	DEL
	VOH(DLY)	V _{CC} -0.5	V _{CC} -0.15	-	V _{CC} -0.5	V _{CC} -0.15	-	
Delay Pin Source Current VCC = 15 V; VDLY1, VDLY2 = 0 V	IDLY(source)	150	200	250	140	200	260	μΑ
Delay Pin Sink Current VCC = 15 V; VDLY1, VDLY2 = 2.5 V	IDLY(sink)	1.8	3.0	-	1.8	3.0	8 3 0 43	mA
OUTPUT SECTION								
Drive Output Peak Current (T _A = 25°C)	IDRV(peak)	200	300	_	200	300	3,482	mA
Drive Output V (IDRV = 100 mA; TA = 25°C)	VOH(DRV)	V _{CC} -2.5	V _{CC} -2.0	_	V _{CC} -2.5	V _{CC} -2.0	_	V
Drive Output Leakage Current (VDRV = 0 V)	IDRV(leak)	_	15	200	T= 1 H-Am (15	200	nA
Drive Output Current Slew Rate (TA = 25°C)	di/dt	_	2.0	_	_	2.0	1011-10	Α/μ
Drive Output Transient Rejection (T _A = 25°C) V _{CC} = 0 V to 15 V at dV/dt = 200 V/µs;		-	1.0	-	<u>v</u> ar:	1.0	268 √15	mA (Peak
V _{C1-} , V _{C2-} = V _{ref} ; V _{C1+} , V _{C2+} = 0 V	23		dejab		1785 - AT)	rouit Curren	O-ment	rugiul
Indicator Output Saturation Voltage IIND = 30 mA; TA = 25°C	VIND(sat)		560	800	sque ll gadi	560	800	mV
Indicator Output Leakage Current VOH(IND) = 40 V	IND(leak)	=	25	200	p.) tu q tuO (25	200	nA
Output Comparator Threshold V (Note 4)	V _{th(OC)}	2.45	2.5	2.55	2.33	2.5	2.63	V
Remote Activation Threshold Voltage	V _{th(RA)}	1.3	1.4	1.5	1.1	1.4	1.7	V
Remote Activation Current						7.0-	2014 10	μΑ
VIL(RA) = 0 V	IL(RA)	_	-100	-250	_	-100	-250	aaya.
V _{IH(RA)} = 40 V	IH(RA)	10 to 63 [70	250	CSS24A	70	250	wolf !
Propagation Delay (V _{CC} = 15 V; T _A = 25°C) Input to Drive Output 100 mV Overdrive, C _{DL} Y = 0 μF	^t PLH(IN/DRV)	DM tol D100	1.0	pitey Imag	HORAL Ope or inpute	1.0	set 010 -	μS
Remote Activation to Drive Output 1.4 V Overdrive (2.5 V to 0 V Step)	^t PLH(RA/DRV)	no etr <u>es</u> or dos	600	all <u>ov</u> a t	SOVETEN	600	EV LOT	ns
	THE RESERVE OF THE PARTY OF THE	The second second second second second	The second second		THE RESERVE THE PARTY OF THE PA	THE RESERVE TO SERVE THE PARTY OF THE PARTY	The second second	

FIGURE 1 — HYSTERESIS CURRENT versus HYSTERESIS ACTIVATION VOLTAGE




FIGURE 2 — HYSTERESIS ACTIVATION VOLTAGE versus TEMPERATURE




FIGURE 3 — HYSTERESIS CURRENT versus TEMPERATURE




FIGURE 4 — REFERENCE VOLTAGE CHANGE versus
OUTPUT CURRENT




FIGURE 5 — REFERENCE VOLTAGE CHANGE versus TEMPERATURE




FIGURE 6 — REFERENCE SHORT-CIRCUIT CURRENT versus TEMPERATURE




FIGURE 7 — OUTPUT DELAY TIME versus
DELAY CAPACITANCE




FIGURE 8 — DELAY PIN SOURCE CURRENT versus TEMPERATURE




FIGURE 9 — DRIVE OUTPUT SATURATION VOLTAGE




FIGURE 10 — INDICATOR OUTPUT SATURATION VOLTAGE versus OUTPUT SINK CURRENT




FIGURE 11 — DRIVE OUTPUT SATURATION VOLTAGE





FIGURE 12 — POWER SUPPLY CURRENT versus VOLTAGE



MC3424,A - MC3524,A - MC3324,A A ASSESSM - A ASSESSM - A ASSESSM

FIGURE 13 — THE COMPLETE VOLTAGE SENSE CAPABILITY OF THE INPUT COMPARATORS, WITH OR WITHOUT PROGRAMMABLE HYSTERESIS.

		VOLTAGE S	ENSE (VS)				
	Sie ne as evies ille OV	the Block Di RESTORMENT THE Block Di RE	NU the remainder of this	DER			
	WITH HYSTERESIS	WITHOUT HYSTERESIS	WITH HYSTERESIS	WITHOUT HYSTERESIS			
viscolari bria	Vs VH=IHRH	Vs Nref	$V_{S} \qquad V_{H} = I_{H} \left(\frac{R_{1} R_{2}}{R_{1} + R_{2}} \right)$ $R_{2} \qquad V_{ref}$	Vs vref			
$V_S \leq V_{ref}$ $V_S \geq 2\phi^*$	$V_{H} = I_{H} \left(\frac{R_{1} R_{2}}{R_{1} + R_{2}} \right)$ V_{ref} V_{ref} R_{1} R_{2}	V_S $V_{th} < 2\phi$	V_{S} $V_{H}=I_{H}R_{H}$ R_{H} V_{S} $V_{H}=I_{H}R_{H}$ V_{C}	Vs Vref			
$V_S < 2\phi^*$ $V_S \ge 0$ V	$V_{H} = I_{H} \left(\frac{R_{1} R_{2}}{R_{1} + R_{2}}\right)$ $V_{F} = I_{H} \left(\frac{R_{1} R_{2}}{R_{1} + R_{2}}\right)$	V _S O O V _{ref} O V _{th} < 2 ϕ	$V_{H} = I_{H} \begin{pmatrix} R_{1} R_{2} \\ R_{1} + R_{2} \end{pmatrix}$ V_{S} $V_{th} > 2\phi$ $V_{th} > 2\phi$	V _S ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο ο			
Vs < 0 V	$V_{H} = I_{H} \left(\frac{R_{1} R_{2}}{R_{1} + R_{2}}\right)$ $V_{R_{1}} = I_{H} \left(\frac{R_{1} R_{2}}{R_{1} + R_{2}}\right)$ V_{ref} V_{S} $V_{th} > 2\phi$	Vref	$V_{H} = I_{H} \left(\frac{R_{1} R_{2}}{R_{1} + R_{2}}\right)$ V_{ref} V_{S} R_{2} $V_{th} > 2\phi$ R_{2}	Vref Vs			

* $2\phi \simeq 1.1$ Volts at T_J = 25° C

CIRCUIT DESCRIPTION

NOTE: Please fold out the back page (page 16) of this data sheet as a reference while reading the remainder of this document. The Block Diagram will serve as an aid in studying the input configurations on the previous page, the Circuit Description, and the Applications Information on the following pages.

The MC3424 series is a high current output, dual channel power supply supervisory circuit. Basic circuit configuration is shown in Figure 29. Each channel features a true differential input comparator with a common-mode range from ground potential to V_{CC} - 1.4 volts, with single supply operation. The inverting inputs of each input comparator (C1-, C2-) have a feedback activated 12.5 µA current sink for programming input comparator hysteresis. Source resistance of the inverting inputs determines the amount of hysteresis for each input comparator. The hysteresis feature can be defeated by reducing the inverting input voltage of the respective input comparator to less than two diode drops (2 $\phi \simeq$ 1.1 volts) above Gnd (See Hysteresis Activation Voltage specification). A complete matrix of various input comparator conditions is shown in Figure 13 on page 6.

The digital Input Enable (IE) pin provides full enable/disable control of one or both of the input comparators. Input Comparator 1 enable control is allowed if the Enable Select1/Non-Inverting Input (pin 2) is less than 90% of the internal 2.5 volts reference (0.9 $V_{ref}\cong 2.25$ V). If the Input Enable Select1/Non-Inverting Input (pin 2) is greater than 0.9 V_{ref} , Comparator 1 is not affected by the logic state of the Input Enable pin and always remains enabled.

The voltage threshold of the Input Enable pin is TTL-compatible. A logic level "1" permits normal operation of input comparators, as stated above. A logic "0" forces the respective Delay pin (DLY1, DLY2) to a low state, independent of the input comparator's state.

The selective enabling feature of Input Comparator 1 is directly applicable when the MC3424 series is used as an over- and under-voltage supervisory circuit, where channel 2 (Input Comparator 2) is monitoring under-voltage conditions, and channel 1 is utilized for over-voltage protection. The ability to keep channel 1 (Input Comparator 1) active, while disabling channel 2, provides immediate over-voltage protection during power supply turn-on, while the under-voltage channel (2) can be disabled during the power supply turn-on rise time to the regulated level, preventing false indication of an under-voltage condition. If it is desired to monitor two independent voltages for an under-voltage condition, both channels can be selectively disabled until the slowest supply reaches its regulated voltage.

Separate Delay pins (DLY1, DLY2) are provided for each channel to independently delay the Drive and Indicator Outputs, thus providing greater input noise immunity. The two Delay pins are essentially the outputs of the respective input comparators, and provide a constant current source of typically $200~\mu\text{A}$ when the non-inverting input voltage is greater than the inverting input level (VC1+ > VC1-; VC2+ > VC2-).

A capacitor (CDLY) tied to these Delay pins will establish a predictable delay time (tDLY) of the Drive and Indicator outputs for the respective channel. The Delay pins are internally tied to the non-inverting input of Output Comparators 1 and 2, which are referenced to 2.5 volts. Therefore, delay time (tDLY) is based on the constant current IDLY(source) charging the external delay capacitor (CDLY) to 2.5 volts or:

$$t_{DLY} = \frac{V_{ref} C_{DLY}}{I_{DLY(source)}} = \frac{2.5 C_{DLY}}{200 \mu A} = 12500 C_{DLY}.$$

Figure 7 provides $C_{\mbox{\scriptsize DLY}}$ values for a wide range of time delays.

The Delay pins are pulled low when the respective input comparator's non-inverting input is less than the inverting input ($V_{C1+} < V_{C1-}$; $V_{C2+} < V_{C2-}$), or when the Input Enable pin is at a low logic level. The sink current (\geqslant 1.8 mA) capability of the Delay pins is much greater than the typical 200 μ A source current, thus enabling a relatively fast delay capacitor discharge time.

Each independent channel of the MC3424 series has a Drive (DRV) and Indicator output (IND) which respectively source and sink current simultaneously. The Drive outputs are current-limited emitter-followers capable of sourcing 300 mA at a turn-on slew rate of $2.0A/\mu S$, ideal for driving "Crowbar" SCR's. The Indicator outputs are open collector, NPN transistors, capable of sinking 30 mA to provide sufficient drive for LED's, small relays or regular shut-down circuitry. These current capabilities apply to both channels operating simultaneously, providing device power dissipation limits are not exceeded.

Separate TTL-compatible Remote Activation inputs (RA1, RA2) for each channel will activate the Drive and Indicator outputs of the respective channel, independent of the input comparator state, when a low logic level is applied. The active low for remote activation permits latching of the respective outputs by connecting the Indicator output, via a ≤ 5.0 K resistor to the Remote Activation input of the same channel, as shown in Figure 17. Latching will now occur by either of the Remote Activation inputs with a short duration low logic level, or by the input comparators. Unlatching of each channel is accomplished with a short duration, high logic level at the Remote Activation pin.

The MC3424 series has an internal 2.5 V bandgap reference capable of sourcing up to 10 mA of load current for external bias circuits. This reference has an accuracy of $\pm 4.0\%$ for the basic devices and $\pm 1.0\%$ for the A-suffix device types at 25°C. The reference has a typical temperature coefficient of 30 ppm/°C for A-suffix devices.

CROWBAR SCR CONSIDERATIONS

Referring to Figure 14, it can be seen that the crowbar SCR, when activated, is subject to a large current surge from the output capacitance, Cout. This capacitance consists of the power supply output capacitors, the load's decoupling capacitors, and in the case of Figure 14A, the supply's input filter capacitors. This surge current is illustrated in Figure 15, and can cause SCR failure or degradation by any one of three mechanisms: di/dt, absolute peak surge, or 12t. The interrelationship of these failure methods and the breadth of the applications make specification of the SCR by the semiconductor manufacturer difficult and expensive. Therefore, the designer must empirically determine the SCR and circuit elements which result in reliable and effective OVP operation. However, an understanding of the factors which influence the SCR's di/dt and surge capabilities simplifies this task.

1. di/dt and demonstrate and ad this at

As the gate region of the SCR is driven on, its area of conduction takes a finite amount of time to grow, starting as a very small region and gradually spreading.

Since the anode current flows through this turned-on gate region, very high current densities can occur in the gate region if high anode currents appear quickly (di/dt). This can result in immediate destruction of the SCR or gradual degradation of its forward blocking voltage capabilities — depending on the severity of the occasion.

The value of di/dt that an SCR can safely handle is influenced by its construction and the characteristics of the gate drive signal. A center-gate-fire SCR has more di/dt capability than a corner-gate-fire type, and heavily overdriving (3 to 5 times IGT) the SCR gate with a fast $<1.0 \mu s$ rise time signal will maximize its di/dt capability. A typical maximum number in phase control SCRs of less than 50 A(RMS) rating might be 200 A/ μ s, assuming a gate current of five times IGT and < 1.0 µs rise time. If having done this, a di/dt problem is seen to still exist, the designer can also decrease the di/dt of the current waveform by adding inductance in series with the SCR, as shown in Figure 16. Of course, this reduces the circuit's ability to rapidly reduce the dc bus voltage and a tradeoff must be made between speedy voltage reduction and di/dt.

FIGURE 14 — TYPICAL CROWBAR CIRCUIT






FIGURE 15 — CROWBAR SCR SURGE CURRENT
WAVEFORM



2. Surge Current

If the peak current and/or the duration of the surge is excessive, immediate destruction due to device overheating will result. The surge capability of the SCR is directly proportional to its die area. If the surge current cannot be reduced (by adding series resistance — see Figure 16) to a safe level which is consistent with the system's requirements for speedy bus voltage reduction, the designer must use a higher current SCR. This may result in the average current capability of the SCR exceeding the steady state current requirements imposed by the dc power supply.

FIGURE 16 — CIRCUIT ELEMENTS AFFECTING SCR SURGE & di/dt



A WORD ABOUT FUSING OF HOR HARMORD

Before leaving the subject of the crowbar SCR, a few words about fuse protection are in order. Referring back to Figure 14A, it will be seen that a fuse is necessary if the power supply to be protected is not output current limited. This fuse is not meant to prevent SCR failure but rather to prevent a fire!

In order to protect the SCR, the fuse would have to possess an I²t rating less than that of the SCR and yet have a high enough continuous current rating to survive normal supply output currents. In addition, it must be capable of successfully clearing the high short circuit currents from the supply. Such a fuse as this is quite expensive, and may not even be available.

The usual design compromise then is to use a garden variety fuse (3AG or 3AB style) which cannot be relied on to blow before the thyristor does, and trust that if the SCR does fail, it will fail short circuit. In the majority of the designs, this will be the case, though this is difficult to guarantee. Of course, a sufficiently high surge will cause an open. These comments also apply to the fuse in Figure 14B.

CROWBAR SCR SELECTION GUIDE

As an aid in selecting an SCR for crowbar use, the following selection guide is presented.

DEVICE	DEVICE IRMS IFSM		PACKAGE
MCR67 Series	12 A	100 A	Metal Stud
MCR68 Series	12 A	100 A	TO-220 Plastic
2N1842 Series	16 A	125 A	Metal Stud
2N6400 Series	16 A	160 A	TO-220 Plastic
2N6504 Series	25 A	160 A	TO-220 Plastic
2N681 Series	25 A	200 A	Metal Stud
2N2573 Series	25 A	260 A	TO-3 Metal Can
MCR69 Series	25 A	300 A	TO-220 Plastic
MCR70 Series	35 A	350 A	Metal Stud
MCR71 Series	55 A	550 A	Metal Stud

For a complete and detailed treatment of SCR and fuse selection refer to Motorola Application Note AN-789.

APPLICATIONS INFORMATION

FIGURE 17 — OVERVOLTAGE PROTECTION OF SPLIT SUPPLIES WITH DELAY AND LATCHED-FAULT INDICATION.




FIGURE 18 — OVERVOLTAGE PROTECTION OF 5.0 V SUPPLY WITH LINE LOSS DETECTOR




FIGURE 19 — LATCHING OVERVOLTAGE SENSING CIRCUIT WITH INTERMITTENT AUDIO ALARM





FIGURE 20 - ADJUSTABLE D.C. PICK-UP/DROP-OUT RELAY CIRCUIT






FIGURE 21 - 9.0 V BATTERY CHARGER with ZERO SENSE LOAD CURRENT






FIGURE 23 — ALTERNATING TWO TONE GENERATOR (EUROPEAN SIREN)




FIGURE 24 — TONE BURST GENERATOR




FIGURE 25 - PHOTOFLASH CONVERTER





FIGURE 26 - PROGRAMMABLE FREQUENCY SWITCH







FIGURE 27 — EMERGENCY LIGHTING SYSTEM

FIGURE 28 — REFERENCE TEMPERATURE COEFFICIENT MODIFICATIONS




MC3424,A - MC3524,A - MC3324,A

MC3425, MC3425A MC3525, MC3525A

MOTOROLA

FIGURE 29 - MC3524/3424/3324 BLOCK DIAGRAM





MC3425, MC3425A MC3525, MC3525A

Advance Information


POWER SUPPLY SUPERVISORY/OVER-UNDER-VOLTAGE PROTECTION CIRCUIT


The MC3425/3525 is a power supply supervisory circuit containing all the necessary functions required to monitor over- and undervoltage fault conditions. These integrated circuits contain dedicated over- and under-voltage sensing channels with independently programmable time delays. The over-voltage channel has a high current Drive Output for use in conjunction with an external SCR "Crowbar" for shutdown. The under-voltage channel input comparator has hysteresis which is externally programmable, and an open-collector output for fault indication.

- Dedicated Over- And Under-Voltage Sensing
- Programmable Hysteresis Of Under-Voltage Comparator
- Internal 2.5 V Reference
- 300 mA Over-Voltage Drive Output
- 30 mA Under-Voltage Indicator Output
- Programmable Time Delays
- 4.5 V to 40 V Operation

POWER SUPPLY SUPERVISORY/ OVER-UNDER-VOLTAGE PROTECTION CIRCUIT

SILICON MONOLITHIC INTEGRATED CIRCUIT





Device	Temperature Range	Package
MC3525U, AU	-55 to +125°C	Ceramic DIP
MC3425P1, AP1	0 7000	Plastic DIP
MC3425U, AU	0 to +70°C	Ceramic DIP

ADI-692

MAXIMUM RATINGS

Rating and	rsiñ	Gy1	Symbol	Value	Unit
Power Supply Voltage			Vcc	40	Уdс
Comparator Input Voltage Range (Note 2))		VIR	-0.3 to +40	Vdc
Drive Output Short-Circuit Current	260	08	IOS(DRV)	Internally Limited	mA
Indicator Output Voltage	0001	474,00	VIND	0 to 40	Vdc
Indicator Output Sink Current			IND	30	mA
Power Dissipation and Thermal Characte Ceramic Package Maximum Power Dissipation @ T _A = Thermal Resistance Junction to Air Plastic Package Maximum Power Dissipation @ T _A = Thermal Resistance Junction to Air	95°C	2.5	P_{D} R_{θ} JA P_{D} R_{θ} JA	1000 80 1000 80	mW °C/W
Operating Junction Temperature Ceramic Package Plastic Package	250	0.16	5V U 0−03V 081	+175 +150	°C
Operating Ambient Temperature Range MC3425, MC3425A MC3525, MC3525A		0.6	TA	0 to +70 -55 to +125	°C
Storage Temperature Range			T _{stg}	.8	°C
Ceramic Package Plastic Package		008	200	-65 to +175 -55 to +150	T _A = 28°C)

ELECTRICAL CHARACTERISTICS (4.5 V \leq V_{CC} \leq 40 V; T_A = T_{low} to T_{high} [see Note 1] unless otherwise specified.)

Characteristic	Symbol -	MC3525A/3425A			MC3525/3425			11.34
		Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE SECTION	00		(Shen)V	HCII	1200 V	rb VVb rs V	100	-37
Sense Trip Voltage (Reference Voltage)	V _{Sense}				4 = 26 °C	TWO.E	1 I I I	Vdc
V _{CC} = 15 V T _A = 25°C T _{low} to T _{high} (Note 1)	560	2.475 2.45	2.5 2.5	2.525 2.55	2.4 2.33	2.5 2.5	2.6 2.63	100 d
Line Regulation of V_{Sense} 4.5 $V \le V_{CC} \le 40 \text{ V; T}_J = 25^{\circ}\text{C}$	Regline	-	7.0	15		7.0	15	mV
Power Supply Voltage Operating Range	Vcc	4.5	(<u>D</u> 0)m	40	4.5	-	40	Vdc
Power Supply Current VCC = 40 V; TA = 25°C; No Output Loads O.V. Sense (Pin 3) = 0 V; U.V. Sense (Pin 4) = VCC	ICC(off)	-	(TUD 410	15	= 16 V, Hearlot Out = 0 u.6	35V) 6m (v	15	mA
O.V. Sense (Pin 3) = V _{CC} ; U.V. Sense (Pin 4) = 0 V	ICC(on)	=	27	32	(CV Step)	27	32	mA

NOTES:

⁽¹⁾ T_{low} = -55°C for MC3525, MC3525A = 0°C for MC3425, MC3425A

Thigh = +125°C for MC3525, MC3525A = +70°C for MC3425, MC3425A

⁽²⁾ The input signal voltage should not be allowed to go negative by more than 300 mV or positive by more than 40 V, independent of V_{CC}, without device destruction.

⁽³⁾ The $V_{th(OC)}$ limits are approximately the V_{Sense} limits over the applicable temperature range.

Characteristic	Symbol	MC3525A/3425A			MC3525/3425			
		Min	Тур	Max	Min	Тур	Max	Unit
INPUT SECTION	0.8	Jav Jav				agasto)	/ yleguri	78 W U
Input Bias Current, O.V. and U.V. Sense TA = 25°C Tlow to Thigh (Note 1)	Ohe I _{IB}	VIRV IS(DFIV)	50 500	250 1000	ange (Note	50 500	250 1000	nA
Hysteresis Activation Voltage, U.V. Sense V _{CC} = 15 V; T _A = 25°C; I _H = 10% I _H = 90%	VH(act)	cynl	1.2	a5 ta ise	to the same	1.2	ugheO n	٧
Hysteresis Current, U.V. Sense V _{CC} = 15 V; T _A = 25°C; U.V. Sense (Pin 4) = 2.5 V	І н	10	12.5	15	9.0	12.5	16	μА
Delay Pin Voltage (I _{DLY} = 0 mA) Low State High State	V _{OL(DLY)} V _{OH(DLY)}	_ V _{CC} -0.5	0.2 V _{CC} -0.15	0.5	_ V _{CC} -0.5	0.2 V _{CC} -0.15	0.5	V
Delay Pin Source Current V _{CC} = 15 V; V _{DLY} = 0 V	IDLY(source)	150	200	250	140	200	260	μА
Delay Pin Sink Current VCC = 15 V; VDLY = 0 V	IDLY(sink)	1.8	3.0	-	1.8	3.0	SM -K SI SK MC	mA
OUTPUT SECTION		Term				sure Bange	вотпаТ	ng eno li
Drive Output Peak Current (TA = 25°C)	IDRV(peak)	200	300	_	200	300	1959 Bio	mA
Drive Output Voltage IDRV = 100 mA; T _A = 25°C	VOH(DRV)	V _{CC} -2.5	V _{CC} -2.0	-	V _{CC} -2.5	V _{CC} -2.0	-	V
Drive Output Leakage Current VDRV = 0 V	IDRV(leak)	world —AT SV	15	200	NT SERVE	15	200	nA
Drive Output Current Slew Rate (TA = 25°C)	di/dt	1000	2.0	-	-	2.0	0 _	A/µs
Drive Output V_{CC} Transient Rejection $V_{CC} = 0 \text{ V to } 15 \text{ V at } dV/dt = 200 \text{ V}/\mu\text{s};$ O.V. Sense (Pin 3) = 0 V; $T_A = 25^{\circ}\text{C}$	IDRV(trans)	-	1.0	-	sgatloV so	1.0	B DOM3	mA (Peak
Indicator Output Saturation Voltage I _{IND} = 30 mA; T _A = 25°C	VIND(sat)	2.476	560	800	-	560	800	mV
Indicator Output Leakage Current VOH(IND) = 40 V	IND(leak)	=	25	200	2000	25	200	nA
Output Comparator Threshold Voltage (Note 3)	V _{th(OC)}	2.45	2.5	2.55	2.33	2.5	2.63	V
Propagation Delay Time (V _{CC} = 15 V; T _A = 25°C) Input to Drive Output or Indicator Output 100 mV Overdrive, C _{DLY} = 0 µF	tPLH(IN/OUT)		1.7	atio	Output Un	1.7	AG V) T AG V) T Sense Sense	μs
Input to Delay 2.5 V Overdrive (0 V to 5.0 V Step)	tPLH(IN/DLY)	-	700	-	- 3	700	Sense.	ns

FIGURE 1 — HYSTERESIS CURRENT versus
HYSTERESIS ACTIVATION VOLTAGE




FIGURE 2 — HYSTERESIS ACTIVATION VOLTAGE versus TEMPERATURE




FIGURE 3 — HYSTERESIS CURRENT versus TEMPERATURE




FIGURE 4 — SENSE TRIP VOLTAGE CHANGE Versus TEMPERATURE




FIGURE 5 — OUTPUT DELAY TIME versus
DELAY CAPACITANCE




FIGURE 6 — DELAY PIN SOURCE CURRENT versus TEMPERATURE




FIGURE 7 — DRIVE OUTPUT SATURATION VOLTAGE Versus OUTPUT PEAK CURRENT




FIGURE 8 — INDICATOR OUTPUT SATURATION VOLTAGE versus OUTPUT SINK CURRENT




FIGURE 9 — DRIVE OUTPUT SATURATION VOLTAGE







FIGURE 10 — POWER SUPPLY CURRENT







APPLICATIONS INFORMATION

FIGURE 11 — OVERVOLTAGE PROTECTION AND UNDER VOLTAGE FAULT INDICATION WITH PROGRAMMABLE DELAY




FIGURE 12 — OVERVOLTAGE PROTECTION OF 5.0 V SUPPLY WITH LINE LOSS DETECTOR




FIGURE 13 - OVERVOLTAGE AUDIO ALARM CIRCUIT





FIGURE 14 — PROGRAMMABLE FREQUENCY SWITCH



CIRCUIT DESCRIPTION

The MC3425/MC3525 is a power supply supervisory circuit containing all the necessary functions required to monitor over- and under-voltage fault conditions. The block diagram is shown below in Figure 15. The Over-Voltage (O.V.) and Under-Voltage (U.V.) Input Comparators are both referenced to an internal 2.5 V regulator. The U.V. Input Comparator has a feedback activated 12.5 μA current sink (IH) which is used for programming the input hysteresis voltage (VH). The source resistance feeding this input (RH) determines the amount of hysteresis voltage by VH = IHRH = 12.5 \times 10 $^{-6}$ RH.

Separate Delay pins (O.V. DLY, U.V. DLY) are provided for each channel to independently delay the Drive and Indicator outputs, thus providing greater input noise immunity. The two Delay pins are essentially the outputs of the respective input comparators, and provide a constant current source, IDLY(source), of typically 200 μA when the non-inverting input voltage is greater than the inverting input level. A capacitor connected from these Delay pins to ground, will establish a predictable delay time (tDLY) for the Drive and Indicator outputs. The Delay pins are internally connected to the non-inverting inputs of the O.V. and U.V. Output Comparators, which are referenced to the internal 2.5 V regulator. Therefore, delay time (tDLY) is based on the constant current source. |DLY(source), charging the external delay capacitor(CDLY) to 2.5 volts.

$$t_{DLY} = \frac{V_{ref} C_{DLY}}{I_{DLY(source)}} = \frac{2.5 C_{DLY}}{200 \mu A} = 12500 C_{DLY}$$

Figure 5 provides C_{DLY} values for a wide range of time delays. The Delay pins are pulled low when the respective input comparator's non-inverting input is less than the inverting input. The sink current, $I_{DLY(sink)}$, capability of the Delay pins is $\geqslant 1.8$ mA and is much greater than the typical $200~\mu\text{A}$ source current, thus enabling a relatively fast delay capacitor discharge time.

The Over-Voltage Drive Output is a current-limited emitter-follower capable of sourcing 300 mA at a turn-on slew rate of 2.0 A/ μ s, ideal for driving "Crowbar" SCR's. The Under-Voltage Indicator Output is an open-collector, NPN transistor, capable of sinking 30 mA to provide sufficient drive for LED's, small relays or shut-down circuitry. These current capabilities apply to both channels operating simultaneously, providing device power dissipation limits are not exceeded.

The MC3425/MC3525 has an internal 2.5 V bandgap reference regulator with an accuracy of $\pm 4.0\%$ for the basic devices and $\pm 1.0\%$ for the A-suffix device types at 25°C. The reference has a typical temperature coefficient of 30 ppm/°C for A-suffix devices.




FIGURE 15 — MC3425/MC3525 BLOCK DIAGRAM

Note: All voltages and currents are nominal.

CROWBAR SCR CONSIDERATIONS

Referring to Figure 16, it can be seen that the crowbar SCR, when activated, is subject to a large current surge from the output capacitance, Cout. This capacitance consists of the power supply output capacitors, the load's decoupling capacitors, and in the case of Figure 16A, the supply's input filter capacitors. This surge current is illustrated in Figure 17, and can cause SCR failure or degradation by any one of three mechanisms: di/dt, absolute peak surge, or I2t. The interrelationship of these failure methods and the breadth of the applications make specification of the SCR by the semiconductor manufacturer difficult and expensive. Therefore, the designer must empirically determine the SCR and circuit elements which result in reliable and effective OVP operation. However, an understanding of the factors which influence the SCR's di/dt and surge capabilities simplifies this task.


1. di/dt

As the gate region of the SCR is driven on, its area of conduction takes a finite amount of time to grow, starting as a very small region and gradually spreading. Since the anode current flows through this turned-on

gate region, very high current densities can occur in the gate region if high anode currents appear quickly (di/dt). This can result in immediate destruction of the SCR or gradual degradation of its forward blocking voltage capabilities — depending on the severity of the


The value of di/dt that an SCR can safely handle is influenced by its construction and the characteristics of the gate drive signal. A center-gate-fire SCR has more di/dt capability than a corner-gate-fire type, and heavily overdriving (3 to 5 times IGT) the SCR gate with a fast <1.0 us rise time signal will maximize its di/dt capability. A typical maximum number in phase control SCRs of less than 50 A(RMS) rating might be 200 A/μs, assuming a gate current of five times IGT and < 1.0 µs rise time. If having done this, a di/dt problem is seen to still exist, the designer can also decrease the di/dt of the current waveform by adding inductance in series with the SCR, as shown in Figure 18. Of course, this reduces the circuit's ability to rapidly reduce the dc bus voltage and a tradeoff must be made between speedy voltage reduction and di/dt.

FIGURE 16 — TYPICAL CROWBAR CIRCUIT CONFIGURATIONS



MC3425,A - MC3525,A


FIGURE 17 — CROWBAR SCR SURGE CURRENT WAVEFORM



2. Surge Current

If the peak current and/or the duration of the surge is excessive, immediate destruction due to device overheating will result. The surge capability of the SCR is directly proportional to its die area. If the surge current cannot be reduced (by adding series resistance — see Figure 18) to a safe level which is consistent with the system's requirements for speedy bus voltage reduction, the designer must use a higher current SCR. This may result in the average current capability of the SCR exceeding the steady state current requirements imposed by the dc power supply.

FIGURE 18 — CIRCUIT ELEMENTS AFFECTING SCR SURGE & di/dt



A WORD ABOUT FUSING

Before leaving the subject of the crowbar SCR, a few words about fuse protection are in order. Referring back to Figure 16A, it will be seen that a fuse is necessary if the power supply to be protected is not output current limited. This fuse is not meant to prèvent SCR failure but rather to prevent a fire!

In order to protect the SCR, the fuse would have to possess an I²t rating less than that of the SCR and yet have a high enough continuous current rating to survive normal supply output currents. In addition, it must be capable of successfully clearing the high short circuit currents from the supply. Such a fuse as this is quite expensive, and may not even be available.

The usual design compromise then is to use a garden variety fuse (3AG or 3AB style) which cannot be relied on to blow before the thyristor does, and trust that if the SCR does fail, it will fail short circuit. In the majority of the designs, this will be the case, though this is difficult to guarantee. Of course, a sufficiently high surge will cause an open. These comments also apply to the fuse in Figure

CROWBAR SCR SELECTION GUIDE

As an aid in selecting an SCR for crowbar use, the following selection guide is presented.

DEVICE	IRMS	IFSM	PACKAGE			
MCR67 Series	12 A	100 A	Metal Stud			
MCR68 Series	12 A	100 A	TO-220 Plastic			
2N1842 Series	16 A	125 A	Metal Stud			
2N6400 Series	16 A	160 A	TO-220 Plastic			
2N6504 Series	25 A	160 A	TO-220 Plastic			
2N681 Series	25 A	200 A	Metal Stud			
2N2573 Series	25 A	260 A	TO-3 Metal Can			
MCR69 Series	25 A	300 A	TO-220 Plastic			
MCR70 Series	35 A	350 A	Metal Stud			
MCR71 Series	55 A	550 A	Metal Stud			

For a complete and detailed treatment of SCR and fuse selection refer to Motorola Application Note AN-789.

Specifications and Applications Information

SWITCHMODE PULSE WIDTH MODULATION CONTROL CIRCUITS

The MC35060 and MC34060 are low cost fixed frequency, pulse width modulation control circuits designed primarily for single ended SWITCHMODE power supply control. These devices feature:

- Complete Pulse Width Modulation Control Circuitry
- On-Chip Oscillator With Master or Slave Operation
- On-Chip Error Amplifiers
- On-Chip 5.0 Volt Reference
- Adjustable Dead Time Control
- Uncommitted Output Transistor for 200 mA Source or Sink


The MC34060 is specified over the commercial operating range of 0° C to $+70^{\circ}$ C. The MC35060 is specified over the full military range of -55 to $+125^{\circ}$ C.

SWITCHMODE PULSE WIDTH MODULATION CONTROL CIRCUITS

SILICON MONOLITHIC INTEGRATED CIRCUITS



P SUFFIX PLASTIC PACKAGE CASE 646



ORDERING INFORMATION					
Device	Temperature Range	Package			
MC35060L	-55 to +125°C	Ceramic DIP			
MC34060P	0 to +70°C	Plastic DIP			
MC34060L	0 to +70°C	Ceramic DIP			

FIGURE 1 - BLOCK DIAGRAM





FIGURE 2 - TIMING DIAGRAM



Description

The MC35060/34060 is a fixed-frequency pulse width modulation control circuit, incorporating the primary building blocks required for the control of a switching power supply. (See Figure 1.) An internal-linear sawtooth oscillator is frequency-programmable by two external components, R_T and C_T. The oscillator frequency is determined by:

$$f_{OSC} = \frac{1.1}{R_T \cdot C_T}$$

Output pulse width modulation is accomplished by comparison of the positive sawtooth waveform across capacitor C_T to either of two control signals. The output is enabled only during that portion of time when the sawtooth voltage is greater than the control signals. Therefore, an increase in control-signal amplitude causes a corresponding linear decrease of output pulse width. (Refer to the timing diagram shown in Figure 2.)

The control signals are external inputs that can be fed into the dead-time control, the error amplifier inputs, or the feedback input. The dead-time control comparator has an effective 120 mV input offset which limits the minimum output dead time to approximately the first 4% of the sawtooth-cycle time. This would result in a maximum duty cycle of 96%. Additional dead time may be imposed on the output by setting the dead time-control input to a fixed voltage, ranging between 0 to 3.3 V.

The pulse width modulator comparator provides a means for the error amplifiers to adjust the output pulse width from the maximum percent on-time, established by the dead time time control input, down to zero, as the voltage at the feed-

back pin varies from 0.5 to 3.5 V. Both error amplifiers have a common-mode input range from $-0.3 \, V$ to (VCC $-2 \, V$), and may be used to sense power supply output voltage and current. The error-amplifier outputs are active high and are ORed together at the non-inverting input of the pulse-width modulator comparator. With this configuration, the amplifier that demands minimum output on time, dominates control of the loop.

The MC35060/34060 has an internal 5.0 V reference capable of sourcing up to 10 mA of load currents for external bias circuits. The reference has an internal accuracy of $\pm 5\%$ with a thermal drift of less than 50 mV over an operating temperature range of 0 to +70°C.

MAXIMUM RATINGS (Full operating ambient temperature range applies unless otherwise noted)

Rating	Symbol	MC35060	MC34060	Unit
Power Supply Voltage	Vcc	42	42	٧
Collector Output Voltage	Vc	42	42	V
Collector Output Current	Ic	250	250	mA
Amplifier Input Voltage	Vin	V _{CC} + 0.3	V _{CC} + 0.3	V
Power Dissipation @ T _A ≤ 45°C	PD	1000	1000	mW
Operating Junction Temperature	Tyani ta	150	150	°C
Operating Ambient Temperature Range	TA	-55 to 125	0 to 70	°C
Storage Temperature Range	T _{stg}	-65 to 150	-65 to 150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	L Suffix Ceramic Package	P Suffix Plastic Package	Unit
Thermal Resistance, Junction to Ambient	R_{θ} JA	100	80	°C/W
Power Derating Factor	1/R ₀ JA	10	12.5	mW/°C
Derating Ambient Temperature	TA	50	45	°C

RECOMMENDED OPERATING CONDITIONS

Condition (Value	Cumbal	МСЗ	MC35060/MC34060				
Condition/Value	Symbol	Min	Тур	Max	Unit		
Power Supply Voltage	Vcc	7.0	15	40	V		
Collector Output Voltage	VC	-	30	40	V		
Collector Output Current	I _C	-	-	200	mA		
Amplifier Input Voltage	Vin	-0.3	-	V _{CC} -2.0	V		
Current Into Feedback Terminal	lf.b.	_	-	0.3	mA		
Reference Output Current	I _{ref}	_		10	mA		
Timing Resistor	RT	1.8	47	- 500	kΩ		
Timing Capacitor	CT	0.00047	0.001	10	μF		
Oscillator Frequency	fosc	1.0	25	200	kHz		

ELECTRICAL CHARACTERISTICS $V_{CC} = 15 \text{ V}$, $f_{osc} = 25 \text{ kHz}$ unless otherwise noted. For typical values $T_{A} = 25 ^{\circ}\text{C}$, for min/max values T_{A} is the operating ambient temperature range that applies unless otherwise noted.

n. Typ Max	HM .	0	N	1C3506	0	MC34060			
Characterist	ic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE SECTION	- 4	•				y3019	aspute 11	orc 1	a she
Reference Voltage (I _O = 1.0 mA)	- yes	V _{ref}	4.75	5.0	5.25	4.75	5.0	5.25	٧
Reference Voltage Change with T (ΔT _A = Min to Max)	emperature	V _{ref(\(\Delta\T\)}	-	0.2	2.0	(<u>II</u>)(()	1.3	2.6	%
Input Regulation (VCC = 7.0 V to 40 V)	- 8889	Regline	-	2.0	25	- 0	2.0	25	mV
Output Regulation (IO = 1.0 mA to 10 mA)	. 0 01	Regload	-	3.0	15	R(2	3.0	15	mV
Short-Circuit Output Current (Vref = 0 V, TA = 25C)	101	Isc	10	35	50	-	35	- 1	mA
OUTPUT SECTION								Val p	1171
Collector Off-State Current (VCC = 40 V, VCE = 40 V)	HIV	IC(off)	(E) o	2.0	100	M <u>o</u> IT	2.0	100	μА
Emitter Off-State Current (VCC = 40 V, VC = 40 V, VE = 0	V)	IE(off)	-	-	-150	_	_	-100	μА
Collector-Emitter Saturation Volta Common-Emitter	age	V _{sat(C)}	-(17 933	1.1	1.5	- CTION	1.1	1.3	٧
(V _E = 0 V, I _C = 200 mA) Emitter-Follower (V _C = 15 V, I _F = -200 mA)		V _{sat(E)}	-	1.5	2.5	-	1.5	2.5	٧
Output Voltage Rise Time (T _A = 2 Common-Emitter (See Figure 1 Emitter-Follower (See Figure 1)	2)	t _r	=	100	200 200	ы <u>С.</u> ГА <u>с.</u> тВ	100	200 200	ns
Output Voltage Fall Time (T _A = 25 Common-Emitter (See Figure 1 Emitter-Follower (See Figure 1)	2)	tf	_	25 40	100	4).	25 40	100	ns

Characteristic	Symbol MC35060/MC34060	Unit
Onaractoristic	Min Typ Max	Oille
ERROR AMPLIFIER SECTIONS	"yanouper? In come	- 11
Input Offset Voltage (VO[Pin 3] = 2.5 V)	V _{IO} — 2.0 10	mV
Input Offset Current (VC[Pin 3] = 2.5 V)	I _{IO} _ 5.0 250	nA
Input Bias Current (Vo[Pin 3] = 2.5 V)	I _{IB} 100 A_ 00 0.100 1.00	μΑ
Input Common-Mode Voltage Range (VCC = 7.0 V to 40 V)	V _{ICR} -0.3 - V _{CC} -2.0	V
Open Loop Voltage Gain (ΔV _O = 3.0 V, V _O = 0.5 to 3.5 V, R _L = 2.0 kΩ)	A _{VOL} 70 95 —	dB

ELECTRICAL CHARACTERISTICS $V_{CC} = 15V$, $f_{OSC} = 25$ kHz unless otherwise noted. For typical values $T_A = 25$ °C, for min/max values T_A is the operating ambient temperature range that applies unless otherwise noted.

Cha	racteris	tic			Symbol	Symbol MC35060/MC34060				
MC34080		casos				Min.	Тур.	Max.	Unit	
ERROR AMPLIFIER SECTIONS	Continu	ed)	man	and the same						
Unity-Gain Crossover Frequency ($V_0 = 0.5$, to 3.5 V, $R_L = 2.0 \text{ k}\Omega$)	Re a	0.8	87.8	v]	fc	-	350	CELSEC	kHz	
Phase Margin at Unity-Gain (V _O = 0.5 to 3.5 V, R _L = 2.0 kΩ)	a.c	100		m const	φm	eomaT du	65	<u>(0</u> a)	deg	
Common-Mode Rejection Ratio (V _{CC} = 40 V)	28	2.0		aniosii	CMRR	65	90	aM <u>os</u> nav	dB	
Power Supply Rejection Ratio (ΔV _{CC} = 33 V, V _O = 2.5 V, R _L = 2.		3.0		Regions	PSRR	-	100	nerteluc	dB	
Output Sink Current (VO[Pin 3] = 0.7 V)	- 08	38	10	nai	10-	0.3	0.7	or Output	mA	
Output Source Current (VO[Pin 3] = 3.5 V)					10+	-2.0	-4.0	V IA=)	mA	
PWM COMPARATOR SECTION (Test circ	cuit Figu	re 11)	lesso			20 mminus	eter2-HC	notie!	
Input Threshold Voltage (Zero Duty Cycle)	-150			imaral	V _{TH}	_	3.5	4.5	V	
Input Sink Current (V[Pin 3] = 0.7 V)	8.1	1.1		chreeV .	IĮ-	0.3	0.7	10 V_Vg = Emister Sa	mA	
DEAD-TIME CONTROL SECTION		ircuit Fig	gure 11)					n-Emisse	emme.	
Input Bias Current (Pin 4) (Vin = 0 to 5.25 V)	5.5	1.5		VeenEl	IB(DT)	-	-2.0	-10	μА	
Maximum Output Duty Cycle (V _{in} = 0 V, C _T = 0.1 μF, R _T = 12 kg (V _{in} = 0 V, C _T = 0.001 μF, R _T = 47		100		yž.	DC _{max}	90	96 92	100	%	
Input Threshold Voltage (Pin 4) (Zero Duty Cycle) (Maximum Duty Cycle)	001	25		47	Vтн	-	2.8	3.3	V	
OSCILLATOR SECTION										
Frequency (C _T = 0.001 μF, R _T = 47 kΩ)		Symbol			fosc	Спауме	25	-	kHz	
Standard Deviation of Frequency* $(C_T = 0.001 \mu F, R_T = 47 k\Omega)$					ofosc	<u>e</u> wo:	3.0	AMPLIEN	%	
Frequency Change with Voltage (V _{CC} = 7.0 V to 40 V, T _A = 25°C)		OIV.			Δf _{osc} (ΔV)	-	0.1	/ a 2 = bt	%	
Frequency Change with Temperatur $(\Delta T_A = 25^{\circ}C \text{ to } T_A \text{ low}, 25^{\circ}C \text{ to } T_A$					Δf _{osc} (ΔT)	-	1.0	2.0	%	
TOTAL DEVICE								+ 8.8 mg	HOUNT	
Standby Supply Current (Pin 6 at V _{ref} , all other inputs and	outpute	open)			lcc	Period	earloV of	7.0 V to 4	mA	
(V _{CC} = 15 V) (V _{CC} = 40 V)	corpurs	JOVA			2.0 (0)	= jR_v a	5.5 7.0	10 15	ου πες (ΔVΔ) =	
Average Supply Current (V[Pin 4] = 2.0 V, C _T = 0.001, R _T =					Is	-	7.0	-	mA	

*Standard deviation is a measure of the statistical distribution about the mean as derived from the formula; $a = \sqrt{\frac{N}{\sum_{i=1}^{N} (X_{n} - X_{n})^{2}}}$

versus TIMING RESISTANCE




FIGURE 3 - OSCILLATOR FREQUENCY FIGURE 4 - OPEN LOOP VOLTAGE GAIN AND PHASE




FIGURE 5 - PERCENT DEAD-TIME versus OSCILLATOR FREQUENCY




FIGURE 6 - PERCENT DUTY CYCLE versus




FIGURE 7 - EMITTER FOLLOWER CONFIGURATION **OUTPUT-SATURATION VOLTAGE versus EMITTER CURRENT**




FIGURE 8 - COMMON EMITTER CONFIGURATION **OUTPUT-SATURATION VOLTAGE versus EMITTER CURRENT**




FIGURE 9 — STANDBY-SUPPLY CURRENT

Versus SUPPLY VOLTAGE




FIGURE 10 — ERROR AMPLIFIER CHARACTERISTICS

Feedback
Terminal
(Pin 3)

Other Error
Amplifier

FIGURE 12 — COMMON-EMITTER CONFIGURATION TEST CIRCUIT AND WAVEFORM




FIGURE 11 — DEAD-TIME AND FEEDBACK CONTROL TEST CIRCUIT





FIGURE 13 — EMITTER-FOLLOWER CONFIGURATION TEST CIRCUIT AND WAVEFORM








FIGURE 18 — STEP-DOWN CONVERTER WITH SOFT-START AND OUTPUT CURRENT LIMITING



TEST	CONDITIONS	RESU	JLTS
Line Regulation	V _{in} = 8.0 V to 40 V, I _O = 1.0 A	25mV	0.5%
Load Regulation	V _{in} = 12 V, I _O = 1.0 mA to 1.0 A	3.0 mV	0.06%
Output Ripple	V _{in} = 12 V, I _O = 1.0 A	75 mV p-p P.A.R.	
Short Circuit Current	V _{in} = 12 V, R _L = 0.1 Ω	1.6 A	
Efficiency	V _{in} = 12 V, I _O = 1.0 A	73%	


FIGURE 19 - STEP-UP CONVERTER



TEST	CONDITIONS	RESULTS	
Line Regulation	V _{in} = 8:0 V to 26 V, I _O = 0.5 A	40mV 0.14%	
Load Regulation	V _{in} = 12 V, I _O = 1.0 mA to 0.5 A	5.0 mV 0.18%	
Output Ripple	V _{in} = 12 V, I _O = 0.5 A	24 mV p-p P.A.R.D.	
Efficiency	V _{in} = 12 V, I _O = 0.5 A	75%	


Optional circuit to minimize output ripple

FIGURE 20 — STEP-UP/DOWN VOLTAGE INVERTING CONVERTER WITH SOFT-START AND CURRENT LIMITING



TEST	CONDITIONS	RESULTS
Line Regulation	V _{in} = 8.0 V to 40 V, I _O = 250 mA	52 mV 0.35%
Load Regulation	V _{in} = 12 V, I _O = 1 mA to 250 mA	47 mV 0.32%
Output Ripple	V _{in} = 12 V, I _O = 250 mA	10 mV p.p. P.A.R.D
Short Circuit Current	V _{in} = 12 V, R _L = 0.1 Ω	330 mA
Efficiency	V _{in} = 12 V, I _O = 250 mA	86%

^{*}Optional circuit to minimize output ripple.





Advance Information

THREE-TERMINAL OVERVOLTAGE "CROWBAR" SENSING CIRCUIT


The MC34061/35061 overvoltage protection (OVP) circuits, in combination with two external programming resistors and a "crowbar" SCR, protect sensitive electronic circuitry from overvoltage damage. They sense an overvoltage condition and quickly "crowbar", or short circuit, the supply. An external capacitor may be used to program a minimum overvoltage duration before tripping, thus providing noise immunity.

These three-terminal circuits provide a cost-effective means of protecting either positive or negative power supplies. The unique design of the MC34061/35061 eliminates trip voltage and temperature drift errors due to SCR gate variations.

The basic MC34061/35061 devices offer a ±2% tolerance on the sense trip voltage. The A-suffix devices have a ±1% sense trip voltage specification and other key parameters have tightened limits. The series is available in a low-cost plastic TO-92 package, dual-in-line plastic or ceramic packages, and feature:

- Unique Three-Terminal Design
- SCR Gate Drive Output of 200 mA
- Sense Voltage of 2.5 V ±1% or ±2%
- Hysteresis of 250 mV
- Wide Supply Range: 4.0 V ≤ V_{CC} ≤ 41 V

MAXIMUM RATINGS Symbol Value Operating Voltage 40 Vdc VCC - VDRV Sense Voltage V_{Sense} 40 Vdc **Drive Output Current** IDRV Internally mA Limited **Operating Ambient Temperature Range** TA °C MC34061, MC34061A 0 to +70 MC35061, MC35061A -55 to +125 **Operating Junction Temperature** 150 °C TJ Storage Temperature Range Tstg -65 to +150 °C



MC34061, MC34061A MC35061, MC35061A

THREE-TERMINAL PROGRAMMABLE OVERVOLTAGE SENSING CIRCUIT


SILICON MONOLITHIC INTEGRATED CIRCUIT



Pin 1. V_{CC} 2. Drive Output

3. Sense





U SUFFIX CERAMIC PACKAGE CASE 693



ORDERING INFORMATION

Device	Temperature Range	Package
MC35061U, AU	-55 to +125°C	Ceramic DIP
MC34061P, AP	0 to +70°C	Plastic TO-92
MC34061P1, AP1		Plastic DIP
MC34061U, AU		Ceramic DIP

ADI-688



ELECTRICAL CHARACTERISTICS (V_{CC}-V_{DRV} = 5.0 V; T_A = T_{low} to T_{high} [see Note 1] unless otherwise specified)


	218	MC350	061A/340	61A	MC35061/34061			
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Operating Voltage Range	VCC-VDRV	3.0	_	40	3.0		40	Vdc
Sense Trip Voltage T _A = 25°C T _{low} to T _{high} (Note 1)	VSense	2.475 2.45	2.5 2.5	2.525 2.55	2.45 2.4	2.5 2.5	2.55	Vdc
Line Regulation, V_{Sense} (3.0 \leq V_{CC} - V_{DRV} \leq 40 V) T_A = 25°C T_{low} to T_{high} (Note 1)	Regline	SEVEE 1985	0.001 0.001	0.005 0.01		0.001 0.001	0.01	%/V
Input Bias Current, Sense Pin At Trip Point (Note 2) After Trip (VSense = 3.0 V)	IB	I I	0.3 0.9	1.0		0.3 0.9	* 2.0 6.0	μΑ
Hysteresis Voltage, Sense Pin	VH	- 13	250	12.0	13 - 21	250	10	mV
Drive Output Current, ON State T _J = 25°C T _{low} to T _{high} (Note 1)	IDRV(on)	170 100	200 200	300 350	120 80	200 200	300 350	mA
Drive Output Current, OFF State V _{CC} -V _{DRV} = 5.0 V 3.0 V ≤ V _{CC} -V _{DRV} ≤ 40 V	IDRV(off)	0.2 0.2	0.6 0.6	1.0 1.5	0.2 0.2	0.6 0.6	1.0	mA
Drive Output Current Slew Rate TA = 25°C	di/dt	E - E	2.0			2.0		A/μs
Drive Output V _{CC} Transient Rejection V _{CC} -V _{DRV} = 0 V to 15 V at dV/dt = 200 V/µs; V _{Sense} = 0 V; T _A = 25°C	ΔI _{DRV} (trans)		1.0			1.0		mA (Peak)
Propagation Delay Time (T _A = 25°C) 500 mV Overdrive	tPLH		500	-	-	500		ns

NOTES:


(1) T_{low} = -55°C for MC35061, MC35061A = 0°C for MC34061, MC34061A Thigh = +125°C for MC35061, MC35061A = +70°C for MC34061, MC34061A


(2) This specification is an engineering estimate based on design parameters, and is not tested.


FIGURE 1 - STANDARD TEST CIRCUIT





*A 1.0 μ F tantalum or 10 μ F electrolytic capacitor may be necessary to compensate for lead inductance when measuring Hysteresis Voltage. When this capacitor is used, it should be placed as close as possible to the device package.















APPLICATIONS INFORMATION

FIGURE 8 — BLOCK DIAGRAM AND TYPICAL APPLICATION



BASIC CIRCUIT CONFIGURATION

Each device within the MC34061 series consists of a 2.5 V shunt reference, a comparator with 250 mV hysteresis and a power output transistor. In the typical application of Figure 8, the voltage at the inverting input of the comparator

is $\frac{V_{CC} R_2}{R_1 + R_2}$, while the voltage at the non-inverting input is

 V_{CC} –2.5 V. Thus, for a given (R₁, R₂) voltage divider, the comparator's output state is a function of V_{CC} . The following table applies:


Vcc	Drive Output
$<\frac{R_1 + R_2}{R_1}$ (2.5 V)	OFF State
$> \frac{R_1 + R_2}{R_1} (2.5 \text{ V})$	ON State

By making the proper choice of R_1 and R_2 , a level detector for any voltage within the device's operating voltage range may be realized. A few precautions are necessary, however.

Note that even in the OFF State, a minimum drive output current, equal to the sum of the reference and comparator supply currents, is available. Therefore, a means of shunting this current away from the driven circuit is necessary. In the example of Figure 8, a 100 Ω resistor (RGK) is used, producing a voltage at the Drive Output of approximately 60 mV in the OFF State.

In the ON State the MC34061 becomes a current source capable of saturating to within 2.0 V of V_{CC}. Therefore, when driving a high impedance load, it may be desirable to clamp the drive output to at least 3.0 V below V_{CC} (V_{CC}-V_{DRV} \geqslant 3.0 V) if it is important that the voltage reference continue to regulate.

FIGURE 9 — OVERVOLTAGE PROTECTION WITH TIME DELAY



PROGRAMMING A MINIMUM OVERVOLTAGE DURATION BEFORE TRIPPING

A time delay may be programmed into the operation of the MC34061/35061 series to provide noise immunity. This time delay is implemented by adding a capacitor (CpLy) between the Vcc and Sense leads as shown in Figure 9. The time delay obtained by this technique is a function of R1, R2, and CpLy as well as the nominal supply voltage, VcC(nom), and the overvoltaged supply voltage, VcC(, The nominal supply voltage determines the initial charge on CpLy, while the magnitude of the overvoltage condition determines the rate at which CpLy charges to the reference voltage, $V_{ref} = 2.5 \, V$. Thus, for a given R1, R2 and CpLy, the time delay is reduced as the overvoltage is increased. The expression for the time delay, tpLy, is:

$$t_{DLY} = \frac{R_1 R_2 C_{DLY}}{R_1 + R_2} In \left[\frac{V_{CC} - V_{CC(nom)}}{V_{CC} - V_{trip}} \right]$$

where:

$$V_{trip} = \frac{R_1 + R_2}{R_1} (2.5 \text{ V})$$

Figure 6 shows the CDLY values versus delay time (tpLY) for a typical 5.0 V power supply protection circuit. The figure also shows the change in tpLY with variations in the overvoltaged supply, VCC. In this example R₁ = 1.8 k, R₂ = 2.7 k, VCC(nom) = 5.0 V, and V_{trip} = 6.25 V.

THE NEED FOR A GATE RESISTOR

For power supplies above 11 V, a gate resistor, R_G , in series with the SCR gate is recommended to limit the power dissipated by the IC to approximately 2.0 W. This resistor will protect the MC34061/35061 in the event of a defective or missing SCR, while allowing the maximum drive output current to the gate of the SCR. Figure 7 shows the minimum recommended gate resistor, $R_{G(min)}$, versus the power supply voltage, V_{CC} . A larger value of R_{G} may be used if less drive current is needed.

CROWBAR SCR CONSIDERATIONS

Referring to Figure 10, it can be seen that the crowbar SCR, when activated, is subject to a large current surge from the output capacitance, Cout. This capacitance consists of the power supply output capacitors, the load's decoupling capacitors, and in the case of Figure 10A, the supply's input filter capacitors. This surge current is illustrated in Figure 11, and can cause SCR failure or degradation by any one of three mechanisms: di/dt, absolute peak surge, or 12t. The interrelationship of these failure methods and the breadth of the applications make specification of the SCR by the semiconductor manufacturer difficult and expensive. Therefore, the designer must empirically determine the SCR and circuit elements which result in reliable and effective OVP operation. However, an understanding of the factors which influence the SCR's di/dt and surge capabilities simplifies this task.

1. di/dt

As the gate region of the SCR is driven on, its area of conduction takes a finite amount of time to grow, starting as a very small region and gradually spreading. Since the anode current flows through this turned-on

gate region, very high current densities can occur in the gate region if high anode currents appear quickly (di/dt). This can result in immediate destruction of the SCR or gradual degradation of its forward blocking voltage capabilities — depending on the severity of the occasion.

The value of di/dt that an SCR can safely handle is influenced by its construction and the characteristics of the gate drive signal. A center-gate-fire SCR has more di/dt capability than a corner-gate-fire type, and heavily overdriving (3 to 5 times IGT) the SCR gate with a fast $<1.0 \mu s$ rise time signal will maximize its di/dt capability. A typical maximum number in phase control SCRs of less than 50 A(RMS) rating might be 200 A/μs, assuming a gate current of five times IGT and < 1.0 µs rise time. If having done this, a di/dt problem is seen to still exist, the designer can also decrease the di/dt of the current waveform by adding inductance in series with the SCR, as shown in Figure 12. Of course, this reduces the circuit's ability to rapidly reduce the dc bus voltage and a tradeoff must be made between speedy voltage reduction and di/dt.

FIGURE 10 — TYPICAL CROWBAR CIRCUIT






FIGURE 11 — CROWBAR SCR SURGE CURRENT WAVEFORM



2. Surge Current

If the peak current and/or the duration of the surge is excessive, immediate destruction due to device overheating will result. The surge capability of the SCR is directly proportional to its die area. If the surge current cannot be reduced (by adding series resistance — see Figure 12) to a safe level which is consistent with the system's requirements for speedy bus voltage reduction, the designer must use a higher current SCR. This may result in the average current capability of the SCR exceeding the steady state current requirements imposed by the dc power supply.

FIGURE 12 — CIRCUIT ELEMENTS AFFECTING SCR SURGE AND di/dt



A WORD ABOUT FUSING

Before leaving the subject of the crowbar SCR, a few words about fuse protection are in order. Referring back to Figure 10A, it will be seen that a fuse is necessary if the power supply to be protected is not output current limited. This fuse is not meant to prevent SCR failure but rather to prevent a fire!

In order to protect the SCR, the fuse would have to possess an I²t rating less than that of the SCR and yet have a high enough continuous current rating to survive normal supply output currents. In addition, it must be capable of successfully clearing the high short circuit currents from the supply. Such a fuse as this is quite expensive, and may not even be available.

The usual design compromise then is to use a garden variety fuse (3AG or 3AB style) which cannot be relied on to blow before the thyristor does, and trust that if the SCR does fail, it will fail short circuit. In the majority of the designs, this will be the case, though this is difficult to guarantee. Of course, a sufficiently high surge will cause an open. These comments also apply to the fuse in Figure 10R

CROWBAR SCR SELECTION GUIDE

As an aid in selecting an SCR for crowbar use, the following selection guide is presented.

DEVICE	IRMS	IFSM	PACKAGE
MCR67 Series	12 A	100 A	Metal Stud
MCR68 Series	12 A	100 A	TO-220 Plastic
2N1842 Series	16 A	125 A	Metal Stud
2N6400 Series	16 A	160 A	TO-220 Plastic
2N6504 Series	25 A	160 A	TO-220 Plastic
2N681 Series	25 A	200 A	Metal Stud
2N2573 Series	25 A	260 A	TO-3 Metal Can
MCR69 Series	25 A	300 A	TO-220 Plastic
MCR70 Series	35 A	350 A	Metal Stud
MCR71 Series	55 A	550 A	Metal Stud

For a complete and detailed treatment of SCR and fuse selection refer to Motorola Application Note AN-789.

THERMAL INFORMATION

The maximum power consumption an integrated circuit can tolerate at a given operating ambient temperature, can be found from the equation:

$$P_{D(T_{A})} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}(Typ)} \ge (V_{CC} - V_{DRV}) I_{DRV}$$

Where: PD(TA) = Power Dissipation allowable at a given operating ambient temperature.

T_{J(max)} = Maximum Operating Junction Temperature as listed in the Maximum Ratings Section

 T_A = Maximum Desired Operating Ambient Temperature $R_{\theta JA}(Typ)$ = Typical Thermal Resistance Junction to Ambient


Advance Information

PIN-PROGRAMMABLE OVERVOLTAGE "CROWBAR" SENSING CIRCUIT

The MC34062/35062 overvoltage protection (OVP) circuits require only an external "crowbar" SCR to protect sensitive electronic circuitry from overvoltage damage. They sense an overvoltage condition and quickly "crowbar", or short circuit, the supply. An on-chip, tapped resistor network allows the device to be programmed for trip voltages ranging from 3.5 to 40 V. Each of the five programming pins provides one standard overvoltage trip point for nominal power supply voltages of 5.0, 12, 15, 24 or 28 V. Many other trip voltages may be programmed by interconnecting and grounding various combinations of these programming pins. Tables are provided in the Applications Information which show connection schemes for 120 trip voltages.

These circuits provide a cost-effective means of protecting either positive or negative power supplies. In addition, an external capacitor may be used to program a minimum overvoltage duration before tripping, thus providing noise immunity. The unique design of the MC34062/35062 eliminates voltage and temperature drift errors due to SCR gate variations.

- Unique Pin-Programmable Trip Voltage from 3.5 to 40 V
- One-Pin Programming for 5.0, 12, 15, 24 and 28 V Power Supplies
- SCR Gate Drive Output of 200 mA
- Built-In Hysteresis Voltage
- Wide Supply Range: 4.0 V ≤ V_{CC} ≤ 41 V




PIN-PROGRAMMABLE OVERVOLTAGE SENSING CIRCUIT

SILICON MONOLITHIC INTEGRATED CIRCUIT

P1 SUFFIX PLASTIC PACKAGE CASE 626

(MC34062 only)





Note: Pins 4 thru 8 are used to program the Trip Voltage,

(Top View)

U SUFFIX CERAMIC PACKAGE CASE 693



ORDERING INFORMATION						
Device	Temperature Range	Package				
MC35062U	-55 to +125°C	Ceramic DIP				
MC34062P1	0 to +70°C	Plastic DIP				
MC34062U	STATE OF THE PARTY OF	Ceramic DIP				

ADI-695

MC34062 - MC35062


MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Operating Voltage	V _{CC} - V _{DRV}	40	Vdc
Voltage Across Any Internal Resistor In Network	V _{RN}	40	Vdc
Current Through Any Resistor In Network	IRN	10	mA
Sense Voltage	VSense	40	Vdc
Drive Output Current	IDRV	Internally Limited	mA
Operating Ambient Temperature MC34062 MC35062	TA	0 to +70 -55 to +125	°C
Operating Junction Temperature	-UTJ1 aga	150	°C
Storage Temperature Range	T _{stg}	-65 to +150°C	°C


ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V; V_{DRV} = 0 V; T_A = T_{low} to T_{high} unless otherwise specified.)


Characteristic	Symbol		MC35062/MC34062				
Lity sha	replace are provided	Min	Тур	Max	Unit		
Operating Voltage Range	VCC - VDRV	3.0	llys nortemio	40	Vdc		
Sense Trip Voltage T _A = 25°C T _{low} to T _{high}	001100	2.425 2.375	2.5 2.5	2.575 2.625	Vdc		
Line Regulation, VSense (3.0 V \leqslant VCC – VDRV \leqslant 40 V)	Regline	s voltage a	0.001 0.001	0.01 0.02	%/V		
Trip Voltage (Pin 4 = Gnd; V _{DRV} = 0 V) T _A = 25°C T _{low} to T _{high}	V _{trip} (4)	6.01 5.89	6.2 6.2	6.39 6.51	V		
Hysteresis Voltage (Pin 4 = Gnd; V _{DRV} = 0 V)	V _{H(4)}		0.62	gayif al-din	V		
Trip Voltage (Pin 5 = Gnd; V _{DRV} = 0) T _A = 25°C T _{low} to T _{high}	V _{trip} (5)	13.3 13.0	13.7 13.7	14.1 14.4	V		
Hysteresis Voltage (Pin 5 = Gnd; V _{DRV} = 0 V)	V _{H(5)}	AL BEERCK	1.37	-	V		
Trip Voltage (Pin 6 = Gnd; V _{DRV} = 0 V) T _A = 25°C T _{low} to T _{high}	V _{trip} (6)	16.6 16.2	17.1 17.1	17.6 18.0	V		
Hysteresis Voltage (Pin 6 = Gnd; V _{DRV} = 0 V)	VH(6)	- 1	1.71	-	V		
Trip Voltage (Pin 7 = Gnd; V _{DRV} = 0 V) T _A = 25°C T _{low} to T _{high}	Vtrip(7)	26.6 26.0	27.4 27.4	28.2 28.8	V		
Hysteresis Voltage (Pin 7 = Gnd; V _{DRV} = 0 V)	VH(7) '		2.74	1 - 5	V		
Trip Voltage (Pin 8 = Gnd; V _{DRV} = 0 V) T _A = 25°C T _{low} to T _{high}	vtrip(8)	30.9 30.3	31.9 31.9	32.9 33.5	V		
Hysteresis Voltage (Pin 8 = Gnd; V _{DRV} = 0 V)	VH(8)	-	3.19	1-00	V		
Resistor Network Current at Nominal Power Supply Voltage V _{CC} = 28 V; V _{DRV} = 0 V; Pin 8 = Gnd	IRN man	0.5	1.1	2.0	mA		
Drive Output Current, ON State T _J = 25°C T _{low} to T _{high}		170 100	200 200	300 350	mA		
Drive Output Current, OFF State $V_{CC} = 5.0 \text{ V}$; $V_{DRV} = 0 \text{ V}$ $3.0 \text{ V} \leq V_{CC} - V_{DRV} \leq 40 \text{ V}$	N VI	0.2 0.2	0.6 0.6	1.0 1.5	mA		
Drive Output Current Slew Rate (T _A = 25°C)	di/dt	- 1	2.0	1 -	Α/μ		
Drive Output V_{CC} Transient Rejection $V_{CC} = 0 \text{ V to } 15 \text{ V at } dV/dt = 200 \text{ V}/\mu\text{s};$ $V_{DRV} = 0 \text{ V; } V_{Sense} = 0 \text{ V; } T_A = 25^{\circ}\text{C}$	ال المالك المال	Established to the	1.0	Pins + Un	mA (Peak		
Propagation Delay Time (T _A = 25°C; 500 mV Overdrive)	tPLH	/ _ I	500	_	ns		


T_{low} = -55°C for MC35062 = 0°C for MC34062 Thigh = +125°C for MC35062 = +70°C for MC34062















FOR NOMINAL 12 V POWER SUPPLY






FIGURE 9 — DELAY CAPACITANCE versus DELAY TIME FOR NOMINAL 24 V POWER SUPPLY





FIGURE 10 — DELAY CAPACITANCE versus DELAY TIME FOR NOMINAL 28 V POWER SUPPLY



APPLICATIONS INFORMATION

BASIC CIRCUIT CONFIGURATION

The MC34062 and MC35062 each consist of a 2.5 V shunt reference, a comparator with built-in hysteresis, a power output transistor, and an on-chip, tapped resistor network. In the typical application of Figure 11 the volt-

age at the inverting input of the comparator is $\frac{V_{CC} R_2}{R_1 + R_2}$

while the voltage at the non-inverting input is $V_{CC} - 2.5 \, \text{V}$. Thus, for a given (R₁, R₂) voltage divider, the comparator's output state is a function of V_{CC} . The following table applies:


v _{cc}	Drive Output
$<\frac{R_1+R_2}{R_1}$ (2.5 V)	OFF State
$> \frac{R_1 + R_2}{R_1} (2.5 \text{ V})$	ON State

By making the proper choice of R_1 and R_2 , a level detector for any voltage from 3.5 to 40 V may be realized.

The on-chip resistor network is configured as shown in the Functional Block Diagram on the front page of this data sheet. Each of the five programming pins (4 through 8) provides one standard overvoltage trip point for nominal power supply voltages of 5.0, 12, 15, 24 or 28 V. These standard trip points are implemented by grounding one of the five programming pins, and are summarized in the following table:

Nominal Power Supply Voltage	Ground Pin Number	Typical Trip Voltage	
5.0 V	4	6.2 V	
12 V	5	13.7 V	
15 V	6	17.1 V	
24 V	7 %	27.4 V	
28 V	8	31.9 V	

FIGURE 11 - BLOCK DIAGRAM AND TYPICAL APPLICATION



Many other trip voltages may be programmed by interconnecting and grounding various combinations of the programming pins. Table 1 provides connection schemes for 120 nominal Trip Voltages (V_{trip}). Additional Trip Voltages may also be implemented with other pin connections. All of these Trip Voltages will be within $\pm 3.0\%$ of the nominal value at TA = 25°C and within $\pm 5.0\%$ over the operating temperature range.

The hysteresis built into the comparator is 250 mV at the inverting input. This comparator hysteresis voltage is

multiplied by the ratio $\frac{R_1 + R_2}{R_1}$, just as the 2.5 V Sense Trip

Voltage (V_{Sense}) is multiplied by the same ratio to define the Trip Voltage (V_{trip}). Thus, the Hysteresis Voltage (V_H) is approximately 10% of the Trip Voltage for any Trip Voltage.

Some precautions are necessary in the operation of the protection circuit shown in Figure 11. Note that even in the OFF State, a minimum drive output current, equal to the sum of the reference and comparator supply currents, is available. Therefore, a means of shunting this current away from the driven circuit is necessary. In the example of Figure 11; a 100 Ω resistor (RGK) is used, producing a voltage at the Drive Output of approximately 60 mV in the OFF State.

In the ON State the MC34062 becomes a current source capable of saturating to within 2.0 V of V_{CC}. Therefore, when driving a high impedance load, it may be desirable to clamp the drive output to at least 3.0 V below V_{CC} (V_{CC} – V_{DRV} \geqslant 3.0 V) if it is important that the reference continue to regulate.

PROGRAMMING A MINIMUM OVERVOLTAGE DURATION BEFORE TRIPPING

A time delay may be programmed into the operation of the MC34062/35062 to provide noise immunity. This time delay is implemented by adding a capacitor (CDLY) between the VCC and Sense leads as shown in Figure 12. The time delay obtained by this technique is a function of the internal resistors (R1, R2) and CDLY, as well as the nominal supply voltage, VCC(nom), and the overvoltaged supply voltage VCC. The nominal supply voltage determines the initial charge on CDLY, while the magnitude of the overvoltage condition determines the rate at which CDLY charges to the reference voltage, Vref = 2.5 V. Thus, for a given R1, R2 and CDLY, the time delay is reduced as the overvoltage is increased. The expression for the time delay, tDLY is:

$$t_{DLY} = \frac{R_1 R_2 C_{DLY}}{R_1 + R_2} In \left[\frac{V_{CC} - V_{CC(nom)}}{V_{CC} - V_{trip}} \right]$$
where: $V_{trip} = \frac{R_1 + R_2}{R_1} (2.5 \text{ V})$

Figures 6 through 10 show the CDLY values versus delay time (tDLY) for nominal 5.0, 12, 15, 24 and 28 V power supply protection circuits, each using a one-pin MC34062/35062 programming scheme. These figures also show the change in tDLY with variations in the over-voltaged supply, VCC.

THE NEED FOR A GATE RESISTOR

For power supplies above 11 V, a gate resistor, R_G , in series with the SCR gate is recommended to limit the power dissipated by the IC to approximately 2.0 W. This resistor will protect the MC34062/35062 in the event of a defective or missing SCR, while allowing the maximum drive output current to the gate of the SCR. Figure 5 shows the minimum recommended gate resistor, $R_G(min)$, versus the power supply voltage, V_{CC} . A larger value of R_G may be used if less drive current is needed.

FIGURE 12 — OVERVOLTAGE PROTECTION WITH TIME DELAY




TABLE 1 — PIN-PROGRAMMING OF RESISTOR NETWORK FOR NOMINAL TRIP VOLTAGES

V _{trip}	Pin 3	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8	V _{trip}	Pin 3	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8
3.483	•	Gnd	•	Gnd	•	Gnd	5.101	•	Bend	Gnd	9	•	Gnd
3.632	9.	Gnd	Gnd	P	Gnd	•	5.222	٠	Gnd	Bnd	Gnd	•	108.7
3.758	9	Gnd	•	Gnd	•	107.01	5.328	•	Gnd		9	7	•
3.807	1	Gnd	•	Gnd		•	5.414	•_	Gnd	Gnd	9	•	122.8
3.883	٠	Gnd	•	•	Gnd	853	5.564	•	Gnd	-	-	•	8.410
3.923	٩	onD	Gnd	9	Gnd	•	5.674	•_	Gnd	-	7		•
4.012	٠	Gnd	Gnd	•	Gnd	(1 830	5.735	•	Gnd		9-		•
4.098	•	Gnd	•		•	Gnd	5.887	٠	beig)	•	9	Gnd	•
4.130	•	Ema	•	Gnd	•	Gnd	5.901	•_	Bald	•	Gnd	2	rtas
4.196	•	Gnd	Bod	Gnd	•	Gnd	5.991	•	٠	Gnd	96	9	1
4.272	٠	Gnd	Gnd	•		12-178	6.092	•	•		7	Gnd	•
4.353	•	Gnd	4		•	Gnd	6.200	5	Gnd		3	9	8178
4.407	500	•	Gnd	•	Gnd	12.733	6.311	•_	enő	9	Vec	Gnd	•
4.520		•	Gnd	•	9	Gnd	6.610	٠	٠	-	•	Gnd °	1
4.598	•	Gnd	•	1	Gnd	13:387	6.703	•		7	Gnd	•	(85.6
4.673	•_	-	7	Gnd	•	Gnd	6.840	٠	•	Gnd	Gnd	•	1.5348
4.709	•_	٠	Gnd	Gnd	•	Gnd	7.000	•	BnD	9	9	•	Gnd
4.846	•	Gnd	•	Gnd	1	100	7.133	٠	Gnd	Gnd	-	1	•
4.947	9		Gnd	Gnd	•	Gnd	7.298	•		7	Gnd		•
4.997	•		Gnd	-	Gnd	reper	7.347	•	•	Gnd	ę	•	0000

TABLE 1 — (Continued)

V _{trip}	Pin 3	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8	V _{trip}	Pin 3	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8
7.478	1	•	Gnd	Gnd	9	- P	10.401	•	bed-	•	•	•	Gnd
7.801	19	beside	Gnd	-	9	•	10.540	bmD	•	Gnd	Gnd	•	3.632
8.107	6	٩	Gnd	•	Gnd	5 228	10.701	1	•	9	bnĐ	•	Gnd
8.221	1	٠	Gnd	•	3	Gnd	11.047		•	Gnd	ana -	•	3.807
8.410	1	٠	Gnd	Gnd	•	Gnd	11.178	Gnd	9	Gnd	Gnd	9	
8.540		٩	Gnd	-	3	5,674	11.497	tiniD	99	Gnd	Gnd	•	3.923
8.633		٠		Gnd	•	Gnd	11.630	•	9	•	Gnd	•	Gnd
8.757	500	٠	•	Gnd	•	V88/8	11.894	•		9	Gnd	•	Vcc
8.871	٠		Gnd	Gnd	-	100	11.937	•	•	•	Gnd	Gnd	•
8.907	٠	•	bal	9	3	Gnd	12.085	1	bnö-	Gnd	tint8	•	Vcc
9.013	Gnd	٩	Gnd	9	Gnd		12.478		•_	ted	Gnd	9	•
9.178	٠	5		•	7	Gnd	12.557	•	•	٠	Gnd	•	4,363
9.331	•	Vcc	•	Gnd	0	itea	12.733	Gno	•	•	•	Gnd	•
9.378	•	•	Gnd	ę	7.	0100	12.801	•_	·	bnð	•	Gnd	4.520
9.386	ا	to G	47	Gnd	Gnd	200	13.387	ter •	_•	•	BinD	Gnd	
9.434	•	Ged	Gnd	ę	9	000	13.401	•	•	5	Gnd	7	4,673
9.601	الا	٠	•	Gnd		7,000	13.700	4	Gnd	Gnd	9	3	4,709
9.827	٠	1	Gnd	Gnd	1	810	14.234	٠	1500		7	Gnd	848.4
9.913			5	7	Gnd	35 9 F	14.500	٠	•	•		•	Gnd
10.000	•	•	Gnd			7,347	15.331	bnD		- •	Gnd	•	Gnd

TABLE 1 — (Continued)

V _{trip}	Pin 3	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8	V _{trip}	Pin 3	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8
15.637	n the set an eafel	gniling gn SCR	•	Gnd	Gnd	•	22.670	٠	R to see	Vcc	•	Gnd	liquas a yiqq
16.201	•	ins poil	1	ell by its te drive	Gnd		23.701	•_	•	orrosons a machi percelan	o bus a pull to p the ell 1	Gnd	o noll
16.257	edi (191 a Uiw is	semir č		Gnd		+	23.805 .	•	•	Vcc	_•	Gnd	shods atlent
16.466	am numbi (S) ratio m of five	umuxem 18)A Oð Shuo et	•_	Gnd	des Militario	•	24.001	tala Jari lago SW	nio bins Serive C	•	•	Gnd	einign r dair
16.501	re (his, e er can sti	•	int'il jemi neist, th	•	Gnd		24.282	lilles in	•_	Vcc	_	a fb \ib.a	Gnd
16.532	•	R3	in the S docen of	•	Gnd	•	24.402	en on, it	•	•	o noige	h di ne gale	Gnd
16.832	Na Boso	en e pris solfoebe	•_	•	Gnd	•	24.801	•_	_	•	•	ME SEDE	Gnd
17.088			•	Tius	Gnd	•	25.210	•	(1)		Gnd	Vcc	•
17.100				Gnd			27.330	•_	Vcc	Vcc	•	Gnd	
17.301	•_			_•		Gnd	27.400	ROTA	WORK Y	9 TUSVII	CROSS	Gnd	AEF
17.901	•_	_•		•	•	Gnd	28.201	•		311	\$		Gnd
18.201	186 V		•_		•	Gnd	28.501	X	M	•	•	ni	Gnd
18.734	•_	•	•	7	E ruid	Gnd	30.021	, o •	Vcc	•		Gnd	
19.902		•_	•		Gnd	100	30.691	•	V _{CC}		•		Gnd
20.233	0-			•_	Gnd	•	31.482	٠		VCC	•	20010	Gnd
20.301	•_	•	•_	•	Gnd		31.900		A.				Gnd
20.701	2		1			Gnd	32.233	•	Vcc	•	•		Gnd
21.001	R.	•	- T	•	100 L	Gnd	33.112	•	•	v _{cc}	•	0	Gnd
21.601	100	1		•	•	Gnd	38.178	•	Vcc	vcc	•		Gnd
22.120	•	VCC		•	Gnd	ton ying	39.061	•	Vcc	•			Gnd

CROWBAR SCR CONSIDERATIONS

Referring to Figure 13, it can be seen that the crowbar SCR, when activated, is subject to a large current surge from the output capacitance, Cout. This capacitance consists of the power supply output capacitors, the load's decoupling capacitors, and in the case of Figure 13A, the supply's input filter capacitors. This surge current is illustrated in Figure 14, and can cause SCR failure or degradation by any one of three mechanisms: di/dt, absolute peak surge, or I2t. The interrelationship of these failure methods and the breadth of the applications make specification of the SCR by the semiconductor manufacturer difficult and expensive. Therefore, the designer must empirically determine the SCR and circuit elements which result in reliable and effective OVP operation. However, an understanding of the factors which influence the SCR's di/dt and surge capabilities simplifies this task.

1. di/dt

As the gate region of the SCR is driven on, its area of conduction takes a finite amount of time to grow, starting as a very small region and gradually spreading.

Since the anode current flows through this turned-on gate region, very high current densities can occur in the gate region if high anode currents appear quickly (di/dt). This can result in immediate destruction of the SCR or gradual degradation of its forward blocking voltage capabilities — depending on the severity of the occasion.

The value of di/dt that an SCR can safely handle is influenced by its construction and the characteristics of the gate drive signal. A center-gate-fire SCR has more di/dt capability than a corner-gate-fire type, and heavily overdriving (3 to 5 times IGT) the SCR gate with a fast < 1.0 µs rise time signal will maximize its di/dt capability. A typical maximum number in phase control SCRs of less than 50 A(RMS) rating might be 200 A/µs, assuming a gate current of five times IGT and < 1.0 µs rise time. If having done this, a di/dt problem is seen to still exist, the designer can also decrease the di/dt of the current waveform by adding inductance in series with the SCR, as shown in Figure 15. Of course, this reduces the circuit's ability to rapidly reduce the dc bus voltage and a tradeoff must be made between speedy voltage reduction and di/dt.

FIGURE 13 — TYPICAL CROWBAR CIRCUIT






FIGURE 14 — CROWBAR SCR SURGE CURRENT WAVEFORM



2. Surge Current

If the peak current and/or the duration of the surge is excessive, immediate destruction due to device overheating will result. The surge capability of the SCR is directly proportional to its die area. If the surge current cannot be reduced (by adding series resistance — see Figure 15) to a safe level which is consistent with the system's requirements for speedy bus voltage reduction, the designer must use a higher current SCR. This may result in the average current capability of the SCR exceeding the steady state current requirements imposed by the dc power supply.

FIGURE 15 — CIRCUIT ELEMENTS AFFECTING SCR SURGE & di/dt



A WORD ABOUT FUSING

Before leaving the subject of the crowbar SCR, a few words about fuse protection are in order. Referring back to Figure 13A, it will be seen that a fuse is necessary if the power supply to be protected is not output current limited. This fuse is not meant to prevent SCR failure but rather to prevent a fire!

In order to protect the SCR, the fuse would have to possess an I²t rating less than that of the SCR and yet have a high enough continuous current rating to survive normal supply output currents. In addition, it must be capable of successfully clearing the high short circuit currents from the supply. Such a fuse as this is quite expensive, and may not even be available.

The usual design compromise then is to use a garden variety fuse (3AG or 3AB style) which cannot be relied on to blow before the thyristor does, and trust that if the SCR does fail, it will fail short circuit. In the majority of the designs, this will be the case, though this is difficult to guarantee. Of course, a sufficiently high surge will cause an open. These comments also apply to the fuse in Figure 13R

CROWBAR SCR SELECTION GUIDE

As an aid in selecting an SCR for crowbar use, the following selection guide is presented.

DEVICE	IRMS	IFSM	PACKAGE
MCR67 Series	12 A	100 A	Metal Stud
MCR68 Series	12 A	100 A	TO-220 Plastic
2N1842 Series	16 A	125 A	Metal Stud
2N6400 Series	16 A	160 A	TO-220 Plastic
2N6504 Series	25 A	160 A	TO-220 Plastic
2N681 Series	25 A	200 A	Metal Stud
2N2573 Series	25 A	260 A	TO-3 Metal Can
MCR69 Series	25 A	300 A	TO-220 Plastic
MCR70 Series	35 A	350 A	Metal Stud
MCR71 Series	55 A	550 A	Metal Stud

For a complete and detailed treatment of SCR and fuse selection refer to Motorola Application Note AN-789.

THERMAL INFORMATION

The maximum power consumption an integrated circuit can tolerate at a given operating ambient temperature, can be found from the equation:

$$P_{D(T_{A})} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}(Typ)} \ge (V_{CC} - V_{DRV}) I_{DRV} + V_{CC}I_{RN}$$

Where: $P_{D(T_A)}$ = Power Dissipation allowable at a given operating ambient temperature.

T_{J(max)} = Maximum Operating Junction Temperature as listed in the Maximum Ratings Section T_A = Maximum Desired Operating Ambient Temperature R_{B,IA}(Typ) = Typical Thermal Resistance Junction to

IDRV = Drive Output Current
IRN = Current through Resistor Network

Ambient





3-TERMINAL POSITIVE VOLTAGE REGULATORS


These voltage regulators are monolithic integrated circuits designed as fixed-voltage regulators for a wide variety of applications including local, on-card regulation. These regulators employ internal current limiting, thermal shutdown, and safe-area compensation. With adequate heatsinking they can deliver output currents in excess of 1.0 ampere. Although designed primarily as a fixed voltage regulator, these devices can be used with external components to obtain adjustable voltages and currents.


- Output Current in Excess of 1.0 Ampere
- No External Components Required
- Internal Thermal Overload Protection
- Internal Short-Circuit Current Limiting
- Output Transistor Safe-Area Compensation
- Output Voltage Offered in 2% and 4% Tolerance


VOLTAGE REGULATORS

THREE-TERMINAL POSITIVE FIXED










ORDERING INFORMATION

Device	Output Voltage Tolerance	Temperature Range	Package
MC78XXK MC78XXAK	4% 2%	-55 to +150°C	Metal Power
MC78XXBK	4%	-40 to +125°C	
MC78XXCK MC78XXACK	4% 2%	0 to +125°C	
MC78XXCT MC78XXACT	4% 2%		Plastic Power
MC78XXBT	4%	-40 to +125°C	

STANDARD APPLICATION



A common ground is required between the input and the output voltages. The input voltage must remain typically 2.0 V above the output voltage even during the low point on the input ripple voltage.

- XX = these two digits of the type number indicate voltage.
 - * = C_{in} is required if regulator is located an appreciable distance from power supply
- • = C_O is not needed for stability; however, it does improve transient response.

XX indicates nominal voltage

TYPE NO /VOLTAGE							
MC7805	5.0 Volts	MC7815	15 Volts				
MC7806	6.0 Volts	MC7818	18 Volts				
MC7808	8.0 Volts	MC7824	24 Volts				
MC7812	12 Volts						

MC7800 Series MAXIMUM RATINGS (TA = +25°C unless otherwise noted.)

Rating		Symbol	Value	Unit
Input Voltage (5.0 V - 18 V) (24 V)		Vin	35 40	Vdc
Power Dissipation and Thermal Characteristics Plastic Package $T_A = +25^{\circ}\text{C}$ Derate above $T_A = +25^{\circ}\text{C}$ Thermal Resistance, Junction to Air $T_C = +25^{\circ}\text{C}$ Derate above $T_C = +95^{\circ}\text{C}$ (See Figure 1) Thermal Resistance, Junction to Case $T_C = +25^{\circ}\text{C}$ Derate above $T_A = +25^{\circ}\text{C}$ Derate above $T_A = +25^{\circ}\text{C}$ Thermal Resistance, Junction to Air $T_C = +25^{\circ}\text{C}$ Derate above $T_C = +65^{\circ}\text{C}$ (See Figure 2) Thermal Resistance, Junction to Case	SSOTAJUDS de singula betage ancide polications ancide engley internal ancide engley internal ancide engley internal ancide engley ancide engl	PD 1/θJA θJA PD 1/θJC θJC PD 1/θJA θJA PD 1/θJC θJC	Internally Limited 15.4 65 Internally Limited 200 5.0 Internally Limited 22.5 45 Internally Limited 182 5.5	Watts mW/°C °C/W Watts mW/°C °C/W Watts mW/°C °C/W Watts mW/°C °C/W
Storage Junction Temperature Range Operating Junction Temperature Range	MC7800, A MC7800C, AC MC7800, B	T _{Stg}	-65 to +150 -55 to +150 0 to +150 -40 to +150	°C

DEFINITIONS

Line Regulation — The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

Load Regulation — The change in output voltage for a change in load current at constant chip temperature.

Maximum Power Dissipation — The maximum total device dissipation for which the regulator will operate within specifications.

Quiescent Current — That part of the input current that is not delivered to the load.

Output Noise Voltage — The rms ac voltage at the output, with constant load and no input ripple, measured over a specified frequency range.

Long Term Stability — Output voltage stability under accelerated life test conditions with the maximum rated voltage listed in the devices' electrical characteristics and maximum power dissipation.

MC7805, B, C ELECTRICAL CHARACTERISTICS (V_{in} = 10 V, I_{O} = 500 mA, T_{J} = T_{low} to T_{high} (Note 1) unless otherwise noted).

59667598	1076988 Top Mos				MC7805		1	MC7805	В	P	С	Unit	
Characteristic			Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	8.25	0.8	Vo	4.8	5.0	5.2	4.8	5.0	5.2	4.8	5.0	5.2	Vdc
Output Voltage (5.0 mA \leq I _O \leq 1.0 A, P _O \leq 15 W)		V _O				αV		n	(8120	An	5.05	Vdc
7.0 Vdc \leq V _{in} \leq 20 Vdc 8.0 vuc \leq V _{in} \leq 20 Vdc			- Co 4	4.65	5.0	5.35	4.75	5.0	5.25	4.75	5.0	5.25	VOR
Line Regulation (T _J = +25°C, Note 2, 7.0 Vdc \leq V _{in} \leq 25 Vdc 8.0 Vdc \leq V _{in} \leq 12 Vdc	120	9.0	Regin	a –	2.0	50 25	1000	7.0 2.0	100 50	Pic. Neste	7.0 2.0	100 50	mV
Load Regulation (T _J = +25°C, Note 2 5.0 mA \leq I _O \leq 1.5 A 250 mA \leq I _O \leq 750 mA	00.1	E2-	Regload	81 -	25 8.0	100 25	Especial I	40 15	100 50	636H .3°	40 15	100 50	mV
Quiescent Current (Tj = +25°C)	0.8	E.A.	IB	0 -	3.2	6.0	el-	4.3	8.0	- T-25	4.3	8.0	mA
Quiescent Current Change 7.0 Vdc \leq V _{in} \leq 25 Vdc 8.0 Vdc \leq V _{in} \leq 25 Vdc 5.0 mA \leq I _O \leq 1.0 A			7ΙΒ	0 - 1	0.3 0.04	0.8 0.5	g14_	_	1.3 0.5	-	9660 in 60-2 3 60-2 1	1.3 — 0.5	mA
Ripple Rejection 8.0 Vdc ≤ V _{in} ≤ 18 Vdc, f = 120 H	z	68	RR	68	75	B -	BE-	68	-	001=1	68	100 - 100 100 0 20	dB
Dropout Voltage (IO = 1.0 A, TJ = +2	5°C)	0.5	Vin-Vo	5-1	2.0	2.5	V	2.0	-10 08	1100	2.0	age rs //	Vdc
Output Noise Voltage ($T_A = +25$ °C) 10 Hz \leq f \leq 100 kHz		10	Vn	b -	10	40	4/2	10	-	0'50	10	9V — 9 91 28 1 38	μV/ V0
Output Resistance f = 1.0 kHz		53	RO	_	17		o/H	17	_		17	nda ra a R	míl
Short-Circuit Current Limit (T _A = +2! V _{in} = 35 Vdc	5°C)	0.2	Isc	1-	0.2	1.2	NT I	0.2	TOPE	+ 1 = 7) 1)	0.2	inc , – Cu So vete	A
Peak Output Current (T _J = +25°C)		2.3	I _{max}	1.3	2.5	3.3	sura!	2.2	_	10-01	2.2	up n en	A
Average Temperature Coefficient of Output Voltage		8.0	TCVO	- 0	±0.6		640 -1	-1.1	-	o Jo v ad)	-1.1	inco rt or i	mV/ °C

MC7805A, AC ELECTRICAL CHARACTERISTICS ($V_{in} = 10 \text{ V}$, $I_{O} = 1.0 \text{ A}$, $T_{J} = T_{low}$ to T_{high} [Note 1] unless otherwise noted)

01	C 1 -1	EXCENT.	MC7805A	4				
Characteristics	Symbol	Min	Тур	Max	Min	Typ	Max	Unit
Output Voltage (T _J = +25°C)	Vo	4.9	5.0	5.1	4.9	5.0	5.1	Vdc
Output Voltage (5.0 mA \leqslant I $_O \leqslant$ 1.0 A, P $_O \leqslant$ 15 W) 7.5 Vdc \leqslant V $_{in} \leqslant$ 20 Vdc	V _O	4.8	5.0	5.2	4.8	5.0	5.2	Vdc
Line Regulation (Note 2) 7.5 Vdc \leqslant V _{in} \leqslant 2.5 Vdc, I _O = 500 mA 8.0 Vdc \leqslant V _{in} \leqslant 1.2 Vdc 8.0 Vdc \leqslant V _{in} \leqslant 1.2 Vdc, T _J = +25°C 7.3 Vdc \leqslant V _{in} \leqslant 2.0 Vdc, T _J = +25°C	Regin	S - S - S -	2.0 3.0 1.0 2.0	10 10 4.0 10	=	7.0 10 2.0 7.0	50 50 25 50	mV
Load Regulation (Note 2) $5.0 \text{ mA} \le I_0 \le 1.5 \text{ A}$ $5.0 \text{ mA} \le I_0 \le 1.5 \text{ A}$. O $6.0 \le 1.5 \text{ A}$. T _J = +25°C $6.0 \text{ mA} \le I_0 \le 1.5 \text{ A}$. T _J = +25°C $6.0 \text{ mA} \le I_0 \le 750 \text{ mA}$	Reg _{load}	15 - - - 10 -	25 — — 8.0	50 25	=	25 25 25 8.0	100 100 50	mV
Quiescent Current T _J = +25°C	5.8 I _B	e -	3.2	5.0 4.0		4.3	6.0 6.0	mA
Quiescent Current Change 8.0 Vdc \leqslant V _{in} \leqslant 25 Vdc, I _O = 500 mA 7.5 Vdc \leqslant V _{in} \leqslant 20 Vdc, T _J = +25°C 5.0 mA \leqslant I _O \leqslant 1.0 A	ЯIB	0 -	0.3 0.2 0.04	0.5 0.5 0.2	- ×	1 608 - 61.51 1 88 17 58	0.8 0.8 0.5	mA
Ripple Rejection 8.0 Vdc \leqslant V $_{\rm in} \leqslant$ 18 Vdc, f = 120 Hz, $_{\rm T_J} = +25^{\circ}{\rm C}$ 8.0 Vdc \leqslant V $_{\rm in} \leqslant$ 18 Vdc, f = 120 Hz, $_{\rm I_J} = 500$ mA	RR	68 68	75 75	88 - 1	-	68	000 V e1 > N V = 200 V e1 > N V e1 > N	dB
Dropout Voltage (I _O = 1.0 A, T _J = +25°C)	Vin-Vo	5 -	2.0	2.5	- 10	2.0	La software	Vdc
Output Noise Voltage ($T_A = +25$ °C) 10 Hz \leq f \leq 100 kHz	or v _n	7 -	10	40	-	10	Daga Solve	μV/V0
Output Resistance (f = 1.0 kHz)	RO	-	17	OR - 1	_	17	Esta co nsis	mΩ
Short-Circuit Current Limit (T _A = +25°C) V _{in} = 35 Vdc	Isc	0 -	0.2	1.2	- 0	0.2	G ma m g3.1	А
Peak Output Current (T _J = +25°C)	I _{max}	1.3	2.5	3.3	_	2.2	11 10 - 1.5	А
Average Temperature Coefficient of Output Voltage	TCVO	0e -	±0.6	AV37 - 1634	autora—anti-	-1.1		mV/°C

NOTES: 1. T_{low} = -55°C for MC78XX, A = 0° for MC78XXC, AC = -40°C for MC78XXB

Thigh = +150°C for MC78XX, A = +125°C for MC78XXC, AC, B

 $^{2. \ \} Load \ and \ line \ regulation \ are \ specified \ at \ constant junction \ temperature. \ Changes \ in \ V_O \ due \ to \ heating \ effects \ must be taken into \ account$ separately. Pulse testing with low duty cycle is used.

MC7806, B, C ELECTRICAL CHARACTERISTICS (V_{in} = 11 V, I_{O} = 500 mA, T_{J} = T_{low} to T_{high} [Note 1] unless otherwise noted).

Characteristic		Symbol MC7806			AC7806	В	P	Unit				
Characteristic		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	0.0	V _O	5.75	6.0	6.25	5.75	6.0	6.25	5.75	6.0	6.25	Vdc
Output Voltage (5.0 mA \leq I _O \leq 1.0 A, P _O \leq 15 W)		V _O				OA.			est 2 d	Adri	aparto v	Vdc
8.0 Vdc ≤ V _{in} ≤ 21 Vdc 9.0 Vdc ≤ V _{in} ≤ 21 Vdc		6 4.78	5.65	6.0	6.35	5.7	6.0	6.3	5.7	6.0	6.3	7.0 %
Line Regulation (T _J = $+25^{\circ}$ C, Note 2) 8.0 Vdc \leq V _{in} \leq 25 Vdc 9.0 Vdc \leq V _{in} \leq 13 Vdc	7.0 2.0	Regin	88 _ 1 85 _ 1	3.0	60 30	ingelf	9.0 3.0	120 60	PC, Note I	9.0	120 60	mV
Load Regulation (T _J = +25°C, Note 2) $5.0 \text{ mA} \le I_O \le 1.5 \text{ A}$ $250 \text{ mA} \le I_O \le 750 \text{ mA}$	GS- 61	Regload	10	27 9.0	100	Regios —	43 16	120 60	etost 33°	43 16	120 60	mV
Quiescent Current (T _J = +25°C)	4.3	I _B	8 _	3.2	6.0	gi-	4.3	8.0	±0.520	4.3	8.0	mA
Quiescent Current Change $8.0 \text{ Vdc} \leqslant \text{V}_{\text{in}} \leqslant 25 \text{ Vdc}$ $9.0 \text{ Vdc} \leqslant \text{V}_{\text{in}} \leqslant 25 \text{ Vdc}$ $5.0 \text{ mA} \leqslant \text{I}_{Q} \leqslant 1.0 \text{ A}$		7ΙΒ	10 - 4	0.3 0.04	0.8 0.5	914	-	1.3 0.5		100 AND 100 AN	1.3 — 0.5	mA
Ripple Rejection 9.0 Vdc ≤ V _{in} ≤ 19 Vdc, f = 120 Hz	88	RR	65	73	10 -	RP_	65	-	DE(+)	65	northean	dB
Dropout Voltage (IO = 1.0 A, TJ = +25°C)	2.0	Vin-Vo	2 -	2.0	2.5	VV	2.0	-0.18	1-5	2.0	WBR4LOW	Vdc
Output Noise Voltage ($T_A = +25$ °C) 10 Hz \leq f \leq 100 kHz		-V _n	18 -	10	40	AV-	10	-	(5°45+=	10	17 (-0) 17 (-13)	μV/ VO
Output Resistance f = 1.0 kHz	4.1	RO	-	17	-	01-	17	-	-1918	17	nal <u>ukal</u>	m()
Short-Circuit Current Limit (T _A = +25°C) V _{in} = 35 Vdc	5.0	I _{sc}		0.2	1.2	32-	0.2	-		0.2	id Zizde Starte	А
Peak Output Current (T _J = +25°C)	3.5	I _{max}	1.3	2.5	3.3	inter d	2.2	_	10225	2.2	mô Trou	А
Average Temperature Coefficient of Output Voltage	UI-	TCVO	0	±0.7		OVOL	-0.8	-	to tromp its	-0.8	Volume 2	mV/ °C

MC7806A, AC ELECTRICAL CHARACTERISTICS (V_{in} = 11 V, I_O = 1.0 A, T_J = T_{low} to T_{high} [Note 1] unless otherwise noted)

Characteristics		MOTE	MC7806A	A		Hair		
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	Vo	5.88	6.0	6.12	5.88	6.0	6.12	Vdc
Output Voltage (5.0 mA \leqslant I $_{O}$ \leqslant 1.0 A, P $_{O}$ \leqslant 15 W) 8.6 Vdc \leqslant V $_{in}$ \leqslant 21 Vdc	v _o	5.76	6.0	6.24	5.76	6.0	6.24	Vdc
Line Regulation (Note 2) 8.6 Vdc \leq V _{in} \leq 25 Vdc, I _O = 500 mA 9.0 Vdc \leq V _{in} \leq 13 Vdc 9.0 Vdc \leq V _{in} \leq 13 Vdc, T _J = +25°C 8.3 Vdc \leq V _{in} \leq 21 Vdc, T _J = +25°C	Regin	5 -	3.0 5.0 2.0 4.0	11 15 5.0 11	=	9.0 11 3.0 9.0	60 60 30 60	mV
Load Regulation (Note 2) $5.0 \text{ mA} \leqslant I_0 \leqslant 1.5 \text{ A}$ $5.0 \text{ mA} \leqslant I_0 \leqslant 1.0 \text{ A}$ $5.0 \text{ mA} \leqslant I_0 \leqslant 1.5 \text{ A}$. T_J = +25°C $250 \text{ mA} \leqslant I_0 \leqslant 7.5 \text{ mA}$	Regload	8 -	27 — — 9.0	50 — — — 25	_ _ _	43 43 16	100 100 50	mV
Quiescent Current T _J = +25°C	0 € IB	5	3.2	5.0 4.0	_	4.3	6.0	mA
Quiescent Current Change 9.0 Vdc \leq V _{II} \leq 25 Vdc, I _Q = 500 mA 8.6 Vdc \leq V _{II} \leq 21 Vdc. T _J = +25°C 5.0 mA \leq I _Q \leq 1.0 A	7 B	0 -	0.3 0.2 0.04	0.5 0.5 0.2	= *	100 100 100 to 1	0.8 0.8 0.5	mA
Ripple Rejection 9.0 Vdc \leq V _{In} \leq 19 Vdc, f = 120 Hz, T _J = +25°C 9.0 Vdc \leq V _{In} \leq 19 Vdc, f = 120 Hz, I _O = 500 mA	RR	65	73	RS -	-	65	main:	dB
Dropout Voltage (IO = 1.0 A, TJ = +25°C)	Vin-Vo	5 -	2.0	2.5	- 0	2.0	F THE SUIT	Vdc
Output Noise Voltage (T_A = +25°C) 10 Hz \leq f \leq 100 kHz	V _n		10	40	-	10_	100 lott	μV/V _C
Output Resistance (f = 1.0 kHz)	RO	1 -	17	09 -	-	17	-thensia	mΩ
Short-Circuit Current Limit (T _A = +25°C) V _{in} = 35 Vdc	I _{sc}	0 -	0.2	1.2	- 4	0.2	Li toruzzani di del	A
Peak Output Current (T _J = +25°C)	I _{max}	1.3	2.5	3.3	_	2.2	T) Inte-to 3 i	A
Average Temperature Coefficient of Output Voltage	TCVO	0t -	±0.7	WOT - I W	istleV_aren	-0.8	non-turn	mV/°C

MC7808, B, C ELECTRICAL CHARACTERISTICS (V_{in} = 14 V, I_{O} = 500 mA, T_{J} = T_{low} to T_{high} [Note 1] unless otherwise noted).

011-1-1		evoi	C	MC7808			MC7808B			MC7808C			Unit
Characteristic		Symbol	Min	Тур	- Max	Min	Тур	Max	Min	Тур	Max	Unit	
Output Voltage (T _J = +25°C)	12.8	51	Vo	7.7	8.0	8.3	7.7	8.0	8.3	7.7	8.0	8.3	Vdc
Output Voltage (5.0 mA \leq I $_{O} \leq$ 1.0 A, P $_{O} \leq$ 15 W) 10.5 Vdc \leq V $_{in} \leq$ 23 Vdc 11.5 Vdc \leq V $_{in} \leq$ 23 Vdc	att	12	Vo.	7.6	8.0	8.4	7.6	8.0	8.4	7.6	8.0	8.4	Vdc
Line Regulation (T _J = +25°C, Note 2) 10.5 Vdc \leq V _{in} \leq 25 Vdc 11 Vdc \leq V _{in} \leq 17 Vdc		13	Regin	E1 -	3.0 2.0	80 40	Firesti -	12 5.0	160 80	ero# .5/	12 5.0	160 80	mV
Load Regulation (T _J = +25°C, Note 2) 5.0 mA \leq I _O \leq 1.5 A 250 mA \leq I _O \leq 750 mA	240	84	Regload	617 — 10. —	28 9.0	100 40	elqaliyalit —	45 16	160 80	*C) Note	45 16	160 80	mV
Quiescent Current (T _J = +25°C)	0.8	4.4	IB	3 -	3.2	6.0	a-	4.3	8.0	-78	4.3	8.0	mA
Quiescent Current Change $10.5 \text{ Vdc} \le V_{in} \le 25 \text{ Vdc}$ $11.5 \text{ Vdc} \le V_{in} \le 25 \text{ Vdc}$ $5.0 \text{ mA} \le I_O \le 1.0 \text{ A}$			7lΒ	0 - 1	0.3 0.04	0.8 0.5	9/4		1.0 0.5	Ξ	1 T	1.0 — 0.5	mA
Ripple Rejection 11.5 Vdc ≤ V _{in} ≤ 21.5 Vdc, f = 120		GBT -	RR	62	70	10 -	210	62	-	-	62	noit-i-i	dB
Dropout Voltage (IO = 1.0 A, TJ = +25	°C)	2.0	Vin-Vo	9-	2.0	2.5	V - 71V	2.0	13.5	9 75 A	2.0	ana r .V	Vdc
Output Noise Voltage ($T_A = +25$ °C) 10 Hz \leq f \leq 100 kHz		01	Vn	-	10	40	A-	10	-	0.4.	10	oV et oV	μV/ V0
Output Resistance f = 1.0 kHz	- 1	81	RO	-	18	-	024	18	- /	-sHsl	18	niga ri o li	mΩ
Short-Circuit Current Limit (T _A = +25° V _{in} = 35 Vdc	°C)	5.0.	Isc	1 -	0.2	1.2	58	0.2	TARR	* = [[1] 3	0.2	al Far	A
Peak Output Current (T _J = +25°C)	- 1	0.0	I _{max}	1.3	2.5	3.3	1 to 1 to 1	2.2	_	DES-	2.2	u 2 Topis	A
Average Temperature Coefficient of Output Voltage	-	2.7-	TCVO	-	±1.0	-	5V3 4	-0.8	-	a tin at odis	-0.8	iner ia li i emilov te	mV/ °C

MC7808A, AC
ELECTRICAL CHARACTERISTICS (V_{in} = 14 V, I_O = 1.0 A, T_J = T_{low} to T_{high} [Note 1] unless otherwise noted)

Characteristics	Symbol	BEDDAL	MC7808	A		Unit		
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	Vo	7.84	8.0	8.16	7.84	8.0	8.16	Vdc
Output Voltage $(5.0 \text{ mA} \leqslant I_O \leqslant 1.0 \text{ A, P}_O \leqslant 15 \text{ W})$ $10.6 \text{ Vdc} \leqslant V_{in} \leqslant 23 \text{ Vdc}$	v _o	7.7	8.0	8.3	7.7	8.0	8.3	Vdc
Line Regulation (Note 2) 10.6 Vdc \leqslant V $_{in} \leqslant$ 25 Vdc, I $_{O}$ = 500 mA 11 Vdc \leqslant V $_{in} \leqslant$ 17 Vdc 11 Vdc \leqslant V $_{in} \leqslant$ 17 Vdc, T $_{J}$ = +25°C 10.4 Vdc \leqslant V $_{in} \leqslant$ 23 Vdc, T $_{J}$ = +25°C	Regin	8 -	4.0 6.0 2.0 4.0	13 20 6.0 13	- An	12 15 5.0 12	80 80 40 80	mV
Load Regulation (Note 2) 5.0 mA \leqslant $1_0 \leqslant 1.5$ A 5.0 mA \leqslant $1_0 \leqslant 1.0$ A 5.0 mA \leqslant $1_0 \leqslant 1.5$ A. $T_J = +25^{\circ}$ C 250 mA \leqslant $1_0 \leqslant 750$ mA	Regload		28 - - 9.0	50 - - 25	=======================================	- 45 45 16	100 100 50	mV
Quiescent Current T _J = +25°C	od IB	ε -	3.2	5.0 4.0	-	4.3	6.0	mA
Quiescent Current Change 11 Vdc \leqslant V _{In} \leqslant 25 Vdc, I _Q = 500 mA 10.6 Vdc \leqslant V _{In} \leqslant 23 Vdc, T _J = +25°C 5.0 mA \leqslant I _Q \leqslant 1.0 A	71B	0 -	0.3 0.2 0.04	0.5 0.5 0.2	- 4	er oos-Ora	0.8 0.8 0.5	mA
Ripple Rejection 11.5 Vdc \leq V _{In} \leq 21.5 Vdc, f = 120 Hz, $T_J = +25^{\circ}C$ 11.5 Vdc \leq V _{In} \leq 21.5 Vdc, f = 120 Hz, $T_J = 120^{\circ}C$	RR	62	70	88	-	62	Matt. ≥ giv N 22. ≥ giv N 32. ≥ giv	dB
Dropout Voltage (IO = 1.0 A, TJ = +25°C)	V _{in} - V _O	5 -	2.0	2.5	- 0	2.0	A vo Today	Vdc
Output Noise Voltage (T _A = +25°C) 10 Hz ≤ f ≤ 100 kHz	V _n	-	10	40	-	10	reporte Vis	μV/V ₀
Output Resistance (f = 1.0 kHz)	Ro	-	18	n8 -	-	18	-	mΩ
Short-Circuit Current Limit (TA = +25°C) Vin = 35 Vdc	Isc	0	0.2	1.2	- 10	0.2	J teams of	A
Peak Output Current (T _J = +25°C)	Imax	1.3	2.5	3.3		2.2	Die J ust	A
Average Temperature Coefficient of Output Voltage	TCVO	No	±1.0	AVOY - I e	and a V margaret	-0.8	_	mV/°C

NOTES: 1. T_{low} = -55°C for MC78XX, A = 0° for MC78XXC, AC = -40°C for MC78XXB

Thigh = +150°C for MC78XX, A = +125°C for MC78XXC, AC, B

^{2.} Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

MC7812, B, C

ELECTRICAL CHARACTERISTICS (Vin = 19 V, IO = 500 mA, TJ = Tlow to Thigh [Note 1] unless otherwise noted).

Characteristic			301	MC7812	2	- 1	MC7812	В	MC7812C			Unit
Characteristic		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	0.8	V _O	11.5	12	12.5	11.5	12	12.5	11.5	12	12.5	Vdc
Output Voltage $(5.0 \text{ mA} \leqslant I_O \leqslant 1.0 \text{ A, P}_O \leqslant 15 \text{ W})$ $14.5 \text{ Vdc} \leqslant V_{\text{in}} \leqslant 27 \text{ Vdc}$ $15.5 \text{ Vdc} \leqslant V_{\text{in}} \leqslant 27 \text{ Vdc}$	0.6	V _O	11.4	12	12.6	11.4	_ 12	12.6	11.4	12	12.6	Vdc
Line Regulation (T _J = +25°C, Note 2) 14.5 Vdc ≤ V _{in} ≤ 30 Vdc 16 Vdc ≤ V _{in} ≤ 22 Vdc	12	Regin	08 _	5.0 3.0	120 60	mpe#	13 6.0	240 120	C, Note L	13 6.0	240 120	mV
Load Regulation (T _J = +25°C, Note 2) 5.0 mA \leq I _O \leq 1.5 A 250 mA \leq I _O \leq 750 mA	45	Regload	101	30 10	120 60	no ignifi —	46 17	240 120	T. Moto	46 17	240 120	mV
Quiescent Current (T _J = +25°C)		I _B	10 _	3.4	6.0	85-	4.4	8.0	15 a	4.4	8.0	mA
Quiescent Current Change $14.5 \text{ Vdc} \leqslant V_{\text{in}} \leqslant 30 \text{ Vdc}$ $15 \text{ Vdc} \leqslant V_{\text{in}} \leqslant 30 \text{ Vdc}$ $5.0 \text{ mA} \leqslant I_{\text{O}} \leqslant 1.0 \text{ A}$		7ΙΒ	0 -	0.3	0.8 0.5	316	_	1.0 0.5	-	gneifi) li ev = 2 ev = 2 A=0 f	1.0	mA
Ripple Rejection 15 Vdc ≤ V _{in} ≤ 25 Vdc, f = 120 Hz	.58	RR	61	68	18	88_	60	- 04-5	- 17 = 1 .561	60	1955 — 016 UV 72 369	dB
Dropout Voltage (IO = 1.0 A, TJ = +25°C)	0.5	Vin - Vo	K X	2.0	2.5	VA _ V	2.0	+598		2.0	001-0V	Vdc
Output Noise Voltage ($T_A = +25$ °C) 10 Hz $\leq f \leq$ 100 kHz	-01	Vn	10-	10	40	2/2	10	-	(3° <u>#</u> C» =	10	6V — 68	μV/ VO
Output Resistance f = 1.0 kHz	1 81	RO		18		0=	18	_	-shi	18	mii-raf	mΩ
Short-Circuit Current Limit (T _A = +25°C) V _{in} = 35 Vdc	8.0	I _{sc}	1 -	0.2	1,2	34	0.2	400	Dr-Alli	0.2	10 (c) 15 Vilte	А
Peak Output Current (T _J = +25°C)	2.3	I _{max}	1.3	2.5	3.3	res -1	2.2	_	(04E5+	2.2	no-	A
Average Temperature Coefficient of Output Voltage	8.0-	TCVO	- 9	±1.5		5V.22	-1.0	-	to in-alt	-1.0	seq—gT- rdefloVs	mV/ °C

MC7812A, AC
ELECTRICAL CHARACTERISTICS (V_{in} = 19 V, I_O = 1.0 A, T_J = T_{low} to T_{high} [Note 1] unless otherwise noted)

MC7812AC

Characteristics	Combal	TOM	MC78124	4		Unit		
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	Vo	11.75	12	12.25	11.75	12	12.25	Vdc
Output Voltage	v _o			OY -			100	Vdc
$(5.0 \text{ mA} \le I_0 \le 1.0 \text{ A}, P_0 \le 15 \text{ W})$ 14.8 Vdc $\le V_{in} \le 27 \text{ Vdc}$	6.8	11.5	12	12.5	11.5	12	12.5	Shirt B of
Line Regulation (Note 2)	Regin			Act R				mV
14.8 Vdc ≤ V _{in} ≤ 30 Vdc, I _O = 500 mA	13:1	-	5.0	18	- Am	13	120	buV-lugt
16 Vdc ≤ V _{in} ≤ 22 Vdc	02 6	-	8.0	30	-	16	120	11 Map of
16 Vdc ≤ V _{in} ≤ 22 Vdc, T _J = +25°C	00 0	-	3.0	9.0	-	6.0	60	PODS TT
$14.5 \text{ Vdc} \leqslant V_{in} \leqslant 27 \text{ Vdc}, T_J = +25^{\circ}\text{C}$	13	_	5.0	18	- 3	13	120	pby kort
Load Regulation (Note 2)	Regload			Region				mV
5.0 mA ≤ I _O ≤ 1.5 A	00	-	30	50	-	-	ARHIOL	- Any Out
5.0 mA ≤ I ₀ ≤ 1.0 A		-	-	_	-	46	100	F Am Q-3
$5.0 \text{ mA} \le I_0 \le 1.5 \text{ A}, T_J = +25^{\circ}\text{C}$		-	-	-	_	46	100	F.Amio a
250 mA ≤ I _O ≤ 750 mA	as t	8 -	10	25		17	50	LAM DES
Quiescent Current	IB	-	-	5.0	-	-	6.0	mA
T _J = +25°C	0.6	8 -	3.4	4.0	_	4.4	6.0	THE REAL PROPERTY.
Quiescent Current Change	71B			SIL.		391		mA
15 Vdc ≤ V _{in} ≤ 30 Vdc, I _O = 500 mA	8.0	0	0.3	0.5	- 4	e 10 -500 e	0.8	P 28W TT
14.8 Vdc ≤ V _{in} ≤ 27 Vdc, T _J = +25°C	3.0	0 -	0.2	0.5	- 3	25+1-T 301	0.8	108.900
$5.0 \text{ mA} \le I_0 \le 1.0 \text{ A}$	5.0	10 -	0.04	0.2	- '	_	0.5	5.0 mA
Ripple Rejection	RR			Fig			range	dB
15 Vdc ≤ V _{in} ≤ 25 Vdc, f = 120 Hz,					-329	1 Vote: 1× 120		DEV BUT
T _J = +25°C		61	68	-	_	-	- 57	F. THE
15 Vdc ≤ V _{in} ≤ 25 Vdc, f = 120 Hz,					219	25.1 % t .ptfV &		SEV & TI
I _O = 500 mA		61	68			60		o Follow
Dropout Voltage (I _O = 1.0 A, T _J = +25°C)	V _{in} -V _O	-	2.0	2.5	- 0	2.0	150#96	Vdc
Output Noise Voltage (T _A = +25°C) 10 Hz ≤ f ≤ 100 kHz	V _n		10	40	_	10	F) Egg V s sHx OC t x	μν/νο
Output Resistance (f = 1.0 kHz)	RO		18	08 - I	_	18	to because	mΩ
Short-Circuit Current Limit (T _A = +25°C) V _{in} = 35 Vdc	I _{sc}	0 -	0.2	1.2	- 0	0.2	in Cu re ent fol the	A
Peak Output Current (T _J = +25°C)	I _{max}	1.3	2.5	3.3		2.2	110-101	A
Average Temperature Coefficient of Output Voltage	TCVO	-	±1.5	VOT - TOV	burgu d Voltad	-1.0	Lenu—nos	mV/°C

NOTES: 1. T_{Iow} = -55°C for MC78XX, A
= 0° for MC78XXC, AC
= -40°C for MC78XXB

2. Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

MC7815, B, C ELECTRICAL CHARACTERISTICS ($V_{in} = 23 \text{ V}$, $I_{O} = 500 \text{ mA}$, $T_{J} = T_{low}$ to T_{high} [Note 1] unless otherwise noted).

Characteristic		Symbol	019	MC7815	5	N A	AC7815	В	MC7815C			Unit
Characteristic		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	40	Vo	14.4	15	15.6	14.4	15	15.6	14.4	15	15.6	Vdc
Output Voltage $ (5.0 \text{ mA} \leqslant l_0 \leqslant 1.0 \text{ A, P}_0 \leqslant 15 \text{ W}) \\ 17.5 \text{ Vdc} \leqslant \text{V}_{\text{in}} \leqslant 30 \text{ Vdc} \\ 18.5 \text{ Vdc} \leqslant \text{V}_{\text{in}} \leqslant 30 \text{ Vdc}. $	81	Vo	14.25	 15	15.75	14.25	_ 15	_ 15.75	14.25	15 —	15.75	Vdc
Line Regulation (T _J = +25°C, Note 2) 17.5 Vdc \leq V _{in} \leq 30 Vdc 20 Vdc \leq V _{in} \leq 26 Vdc		Regin	8 0	6.0	150 75	-	13 6.0	300 150	_	13 6.0	300 150	mV
Load Regulation (T _J = +25°C, Note 2) $5.0 \text{ mA} \le I_O \le 1.5 \text{ A}$ $250 \text{ mA} \le I_O \le 750 \text{ mA}$	22	Regload		32 10	150 75	-	52 20	300 150	_	52 20	300 150	mV
Quiescent Current (T _J = +25°C)		IB	0 1 3	3.4	6.0	32	4.4	8.0	P. ed	4.4	8.0	mA
Quiescent Current Change 17.5 Vdc \leq V _{in} \leq 30 Vdc 18.5 Vdc \leq V _{in} \leq 30 Vdc 5.0 mA \leq I _O \leq 1.0 A		7IB	0 8	0.3 0.04	0.8 0.5		=	1.0 0.5	-	SOV DE SOV DE A D I	1.0 — 0.5	mA
Ripple Rejection $18.5 \text{ Vdc} \le V_{\text{in}} \le 28.5 \text{ Vdc}, f = 120 \text{ Hz}$		RR	60	66		-	58	- 3	1057 = 1	58	1419	dB
Dropout Voltage (IO = 1.0 A, T _J = +25°C)	14.5	Vin-Vo		2.0	2.5	E DELY	2.0	10.01	110	2.0	or and the	Vdc
Output Noise Voltage (T _A = +25°C) 10 Hz ≤ f ≤ 100 kHz		Vn	-	10	40	WAT-	10	-	-	10		μV/ VO
Output Resistance f = 1.0 kHz		RO	_	19		QP_	19		-3779	19		mΩ
Short-Circuit Current Limit (T _A = +25°C) V _{in} = 35 Vdc	1 30	I _{sc}	-	0.2	1.2	26-	0.2	_	-4	0.2	26V (1)	- A
Peak Output Current (T _J = +25°C)		I _{max}	1.3	2.5	3.3		2.2		19.624	2.2	NAME OF STREET	A
Average Temperature Coefficient of Output Voltage		TCV _O	-	±1.8	-		-1.0		-	-1.0	Sespon 11	mV/ °C

MC7815A, AC

ELECTRICAL CHARACTERISTICS (Vin = 23 V, IO = 1.0 A, TJ = Tlow to Thigh [Note 1] unless otherwise noted)

Characteristics	Symbol		MC7815A			MC7815AC			
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	
Output Voltage (T _J = +25°C)	Vo	14.7	15	15.3	14.7	15	15.3	Vdc	
Output Voltage (5.0 mA \leq I $_{O}$ \leq 1.0 A, P $_{O}$ \leq 15 W) 17.9 Vdc \leq V $_{in}$ \leq 30 Vdc	V ₀	14.4	15	15.6	14.4	15	15.6	Vdc	
Line Regulation (Note 2) 17.9 Vdc \leqslant $V_{in} \leqslant$ 30 Vdc, I_{O} = 500 mA 20 Vdc \leqslant $V_{in} \leqslant$ 26 Vdc 20 Vdc \leqslant $V_{in} \leqslant$ 26 Vdc. T_{J} = +25°C 17.5 Vdc \leqslant $V_{in} \leqslant$ 30 Vdc. T_{J} = +25°C	Reg _{in}		6.0 6.0 3.0 6.0	22 22 10 22	= -	13 16 6.0 13	150 150 75 150	mV	
Load Regulation (Note 2) 5.0 mA \leqslant 10 \leqslant 1.5 A 5.0 mA \leqslant 10 \leqslant 1.0 A 5.0 mA \leqslant 10 \leqslant 1.5 A, T _J = +25°C 250 mA \leqslant 10 \leqslant 750 mA	Regload	=	32 - - 10	50 - - 25	-	52 52 52 20	100 100 50	mV	
Quiescent Current T _J = +25°C	IB		3.4	5.5 4.5	=	4.4	6.0 6.0	mA	
Quiescent Current Change 17.5 Vdc \leq $V_{in} \leq$ 30 Vdc, I_{O} = 500 mA 17.5 Vdc \leq $V_{in} \leq$ 30 Vdc, T_{J} = +25°C 5.0 mA \leq I_{O} \leq 1.0 A	8.0 N	0 -	0.3 0.2 0.04	0.5 0.5 0.2	= '	100 2 500 m 100 2 500 m 100 2 500 m	0.8 0.8 0.5	mA	
Ripple Rejection 18.5 Vdc \leq V $_{in}$ \leq 28.5 Vdc, f = 120 Hz, T_{J} = +25°C 18.5 Vdc \leq V $_{in}$ \leq 28.5 Vdc, f = 120 Hz, I_{O} = 500 mA	RR	60 60	66 66	_	-	58	V _{IA} = 12 V _I V _{IA} = 32 V _I V _{IA} = 32 V _I	dB	
Dropout Voltage (IO = 1.0 A, TJ = +25°C)	Vin - Vo		2.0	2.5	_ 13	2.0	LEOF MAIN	Vdc	
Output Noise Voltage ($T_A = +25^{\circ}C$) 10 Hz \leq f \leq 100 kHz	Vn		10	40	-	10	WG 201 3	μV/V ₀	
Output Resistance (f = 1.0 kHz)	RO		19 .	100	_	19	E WEST AND	mΩ	
Short-Circuit Current Limit (T _A = +25°C) V _{in} = 35 Vdc	I _{sc}	-	0.2	1.2	- 19	0.2	267	A	
Peak Output Current (T _J = +25°C)	I _{max}	1.3	2.5	3.3	-	2.2	17.10001107	A	
Average Temperature Coefficient of Output Voltage	TCVO		±1.8	And - 1 al	AND V TORIS	-1.0	A SERVICE AND A SERVICE	mV/°C	

NOTES: 1. T_{low} = -55°C for MC78XX, A = 0° for MC78XXC, AC = -40°C for MC78XXB Thigh = +150°C for MC78XX, A = +125°C for MC78XXC, AC, B

Load and line regulation are specified at constant junction temperature. Changes in V_Q due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

MC7818, B, C
ELECTRICAL CHARACTERISTICS (V:a = 27 V. to = 500 mA. T. = Tlaus to Think (Note 1) unless otherwise noted)

Observation last		Combat	100	MC7818		1	WC7818	В	1	MC7818	18C	
Characteristic		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	1 21	Vo	17.3	18	18.7	17.3	18	18.7	17.3	18	18.7	Vdc
Output Voltage $(5.0 \text{ mA} \le I_O \le 1.0 \text{ A, P}_O \le 15 \text{ W})$ $21 \text{ Vdc} \le V_{in} \le 33 \text{ Vdc}$ $22 \text{ Vdc} \le V_{in} \le 33 \text{ Vdc}$		V _O	17.1	18	_ 18.9	- 17.1	- 18	18.9	17.1	18	18.9	Vdc
Line Regulation (T _J = +25°C, Note 2) 21 Vdc \leq V _{in} \leq 33 Vdc 24 Vdc \leq V _{in} \leq 30 Vdc	61	Regin		7.0 4.0	180	Requ	25 10	360 180	C. Note	25 10	360 180	mV
Load Regulation (T _J = +25°C, Note 2) $5.0 \text{ mA} \le I_O \le 1.5 \text{ A}$ $250 \text{ mA} \le I_O \le 750 \text{ mA}$	5.0	Regload		35 12	180 90	istea R	55 22	360 180	100 (Notes	55 22	360 180	mV
Quiescent Current (T _J = +25°C)		1 _B	-	3.5	6.0	-	4.5	8.0	These	4.5	8.0	mA
Quiescent Current Change 21 Vdc \leq V _{in} \leq 33 Vdc 22 Vdc \leq V _{in} \leq 33 Vdc 5.0 mA \leq I _O \leq 1.0 A		ηB	0]	0.3 0.04	0.8 0.5	gi/_	=	1.0 0.5	111	9767730 970673 97063	1.0	mA
Ripple Rejection 22 Vdc ≤ V _{in} ≤ 32 Vdc, f = 120 Hz	88	RR	59	65	88 7	ROT	57	-	-	57	neronjal	dB
Dropout Voltage (IO = 1.0 A, TJ = +25°C)	0.0	Vin-Vo	-	2.0	2.5		2.0	700	-	2.0	- T	Vdc
Output Noise Voltage (T _A = +25°C) 10 Hz ≤ f ≤ 100 kHz	01	Vn	-	10	40	nV	10	-	0185+	10	V elesal	μV/ VO
Output Resistance f = 1.0 kHz	To a	RO	-	19	-	0	19	-		19	-	m()
Short-Circuit Current Limit (T _A = +25°C) V _{in} = 35 Vdc	5.0	I _{sc}	1 7	0.2	1.2	- T	0.2	Tore	++ <u>A</u> 0.8	0.2	eD siupri	A
Peak Output Current (T _J = +25°C)	1	I _{max}	1.3	2.5	3.3	-	2.2	-		2.2		A
Average Temperature Coefficient of Output Voltage	0.1-	TCVO	8	±2.3		yoT.	-1.0	-) Inelaits	-1.0	agent i	mV/ °C

MC7818A, AC ELECTRICAL CHARACTERISTICS (V_{in} = 27 V, I_O = 1.0 A, T_J = T_{low} to T_{high} [Note 1] unless otherwise noted)

Characteristics	Combat	100000	MC7818/	Α		MC7818AC		Unit
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	V _O	17.64	18	18.36	17.64	18	18.36	Vdc
Output Voltage $ (5.0 \text{ mA} \leqslant I_O \leqslant 1.0 \text{ A, P}_O \leqslant 15 \text{ W}) $ $21 \text{ Vdc} \leqslant V_{in} \leqslant 33 \text{ Vdc} $	V _O	17.3	18	18.7	17.3	18	17.3	Vdc
Line Regulation (Note 2) 21 Vdc \leq V _{In} \leq 33 Vdc, I _O = 500 mA 24 Vdc \leq V _{In} \leq 30 Vdc 24 Vdc \leq V _{In} \leq 30 Vdc T _J = +25°C 20.6 Vdc \leq V _{In} \leq 33 Vdc, T _J = +25°C	Regin		7.0 12 4.0 7.0	31 45 15 31	_ Am	25 28 10 25	180 180 90 180	mV
Load Regulation (Note 2) 5.0 mA \le 10 \le 1.5 A 5.0 mA \le 10 \le 1.0 A 5.0 mA \le 10 \le 1.5 A, T _J = +25°C 250 mA \le 10 \le 750 mA	Regload		35 - - 12	50 - - 25	-	55 55 22	100 100 50	mV Am 0 t
Oulescent Current T _J = +25°C	I _B		3.4	5.5 4.5	=	4.5	6.0	mA
Quiescent Current Change 21 Vdc \leq V _{In} \leq 33 Vdc, I _Q = 500 mA 21 Vdc \leq V _{In} \leq 33 Vdc, T _J = +25°C 5 0 mA \leq I _Q \leq 1.0 A	90 8 80 8 7 ₁ 8		0.3 0.2 0.04	0.5 0.5 0.2	_ Azo	108 ± <u>0</u> 1 ;sb)	0.8 0.8 0.5	mA
Ripple Rejection 22 Vdc \leq V $_{in}$ \leq 32 Vdc, f = 120 Hz, T_{j} = +25°C 22 Vdc \leq V $_{in}$ \leq 32 Vdc, f = 120 Hz, I_{0} = 500 mA	RR	59 59	65 65	- -	_ 3H	57	# P_ // 2	dB
Dropout Voltage (IO = 1.0 A, TJ = +25°C)	V _{in} - V _O	-	2.0	2.5	-	2.0	-	Vdc
Output Noise Voltage ($T_A = +25^{\circ}C$) 10 Hz \leq f \leq 100 kHz	V _n	-	10	40	-	10) applied a	μV/V ₀
Output Resistance (f = 1.0 kHz)	RO	-	19	-	-	19	-	mΩ
Short-Circuit Current Limit (T _A = +25°C) V _{in} = 35 Vdc	Isc		0.2	1.2	(3)	0.2	d married to	A
Peak Output Current (T _J = +25°C)	I _{max}	1.3	2.5	3.3	_	2.2		A
Average Temperature Coefficient of Output Voltage	TCVO	_	±2.3			-1.0	_	mV/°C

Thigh = +150°C for MC78XX, A = +125°C for MC78XXC, AC. B

NOTES: 1. T_{low} = -55°C for MC78XX, A = 0° for MC78XXC, AC = -40°C for MC78XXB

^{2.} Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

MC7824, B, C
ELECTRICAL CHARACTERISTICS (V_{in} = 33 V, I_O = 500 mA, T_{.I} = T_{low} to T_{high} (Note 1) unless otherwise noted).

Characteristic	Symbol		MC7824		1	MC7824	В	A	AC7824	С	Unit
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unii
Output Voltage (T _J = +25°C)	Vo	23	24	25	23	24	25	23	24	25	Vdc
Output Voltage (5.0 mA \leqslant I _O \leqslant 1.0 A, P _O \leqslant 15 W) 27 Vdc \leqslant Vin \leqslant 38 Vdc 28 Vdc \leqslant Vin \leqslant 38 Vdc	Vo S SHUDIA	_ 22.8	24	25.2	22.8	24	_ 25.2	22.8	24	25.2	Vdc
Line Regulation (T $_J$ = +25°C, Note 2) 27 Vdc \leqslant V $_{in}$ \leqslant 38 Vdc 30 Vdc \leqslant V $_{in}$ \leqslant 36 Vdc	Regin	-9	10 5.0	240 120	P 8 _ 30	31 14	480 240	=	31 14	480 240	mV
Load Regulation (T $_J$ = +25°C, Note 2) 5.0 mA \leqslant I $_O$ \leqslant 1.5 A 250 mA \leqslant I $_O$ \leqslant 750 mA	Regload	- H	40 15	240 120	(min)L	60 25	480 240	F	60 25	480 240	mV
Quiescent Current (T _J = +25°C)	I _B	-3	3.6	6.0	-1/	4.6	8.0	-	4.6	8.0	mA
Quiescent Current Change 27 \forall dc \leq \forall i _n \leq 38 \forall dc 28 \forall dc \leq \forall i _n \leq 38 \forall dc 5.0 $\text{mA} \leq$ $ $ 0 \leq 1.0 A	71B	2 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	0.3 0.04	0.8 0.5	4	1	1.0 0.5		=	1.0	mA
Ripple Rejection 28 Vdc ≤ V _{in} ≤ 38 Vdc, f = 120 Hz	RR	56	62	7	1	54	Amil 19	all old	54		dB
Dropout Voltage (IO = 1.0 A, TJ = +25°C)	Vin-Vo	_	2.0	2.5	-	2.0	-	-	2.0	-	Vdc
Output Noise Voltage ($T_A = +25$ °C) 10 Hz \leq f \leq 100 kHz	Vn	-	10	40	Tear	10	- 69	45	10	1827-10	μV/ VO
Output Resistance f = 1.0 kHz	RO	_	20	_	- 1	20	BYREAU I		20	-	m()
Short-Circuit Current Limit (T _A = +25°C) V _{in} = 35 Vdc	I _{sc}	-	0.2	1.2	A JAIN	0.2	io Tus	rue ru	0.2	e alfillo	A
Peak Output Current (T _J = +25°C)	I _{max}	1.3	2.5	3.3		2.2	24 23	VOX 31	2.2	-	А
Average Temperature Coefficient of Output Voltage	TCVO	45	±3.0	-		-1.5	Ī	-	-1.5	-	mV/ °C

MC7824A, AC ELECTRICAL CHARACTERISTICS (V_{in} = 33 V, I_{O} = 1.0 A, T_{J} = T_{low} to T_{high} [Note 1] unless otherwise noted)

Characteristics	Symbol	2.0	MC7824A			MC7824AC		
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	Vo	23.5	24	24.5	23.5	24	24.5	Vdc
Output Voltage (5.0 mA \leqslant I $_{0}$ \leqslant 1.0 A, P $_{0}$ \leqslant 15 W) 27.3 Vdc \leqslant V $_{in}$ \leqslant 38 Vdc	Vo	23	24	25	23	24	25	Vdc
Line Regulation (Note 2) 27 Vdc \leq V $_{in} \leq$ 38 Vdc, I $_{O}$ = 500 mA 30 Vdc \leq V $_{in} \leq$ 36 Vdc 30 Vdc \leq V $_{in} \leq$ 36 Vdc. T $_{J}$ = +25°C 26.7 Vdc \leq V $_{in} \leq$ 38 Vdc. T $_{J}$ = +25°C	Reg _{in}	But April April	10 15 5.0 10	36 60 19 36	787.3M set +	31 35 14 31	240 240 120 240	mV
Load Regulation (Note 2) $5.0 \text{ mA} \leqslant I_O \leqslant 1.5 \text{ A}$ $5.0 \text{ mA} \leqslant I_O \leqslant 1.0 \text{ A}$ $5.0 \text{ mA} \leqslant I_O \leqslant 1.5 \text{ A}$, $T_J = +25^{\circ}\text{C}$ $250 \text{ mA} \leqslant I_O \leqslant 750 \text{ mA}$	Regload	=	40 - - 15	50 - - 25	UR BELLEVISTE THE SENSON	60 60 25	100 100 50	mV
Quiescent Current T _J = +25°C	IB	===	3.6	6.0 5.0	18 <u>3</u> A.;	4.6	6.0 6.0	mA
Quiescent Current Change 27.3 Vdc \leq Vi _{In} \leq 38 Vdc, I _O = 500 mA 27.3 Vdc \leq Vi _{In} \leq 38 Vdc, T _J = +25°C 5.0 mA \leq I _O \leq 1.0 A	71 ^B	=	0.3 0.2 0.04	0.5 0.5 0.2	-	-	0.8 0.8 0.5	mA
Ripple Rejection 28 Vdc \leq V _{in} \leq 38 Vdc, f = 120 Hz, $T_{\rm J}$ = +25°C 28 Vdc \leq V _{in} \leq 38 Vdc, f = 120 Hz, $T_{\rm J}$ = 500 mA	RR	56 56	62 62	-	3/0	- 54		dB
Dropout Voltage (IO = 1.0 A, TJ = +25°C)	Vin-Vo	-	2.0	2.5		2.0		Vdc
Output Noise Voltage (T _A = +25°C) 10 Hz ≤ f ≤ 100 kHz	Vn	18-	10	40	1-	10	- 1	μV/V _C
Output Resistance (f = 1.0 kHz)	RO	_	20	11-	-	20	-	mΩ
Short-Circuit Current Limit (T _A = +25°C) V _{in} = 35 Vdc	Isc	-	0.2	1.2	-	0.2	-	А
Peak Output Current (T _J = +25°C)	I _{max}	1.3	2.5	3.3	81 -	2.2	0.6-	A
Average Temperature Coefficient of Output Voltage	TCVO		±3.0	ion lands	THE MATIN	-1.5	il avV	mV/°C

NOTES: 1. T_{Iow} = -55°C for MC78XX, A
= 0° for MC78XXC, AC
= -40°C for MC78XXB
2. Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

TYPICAL CHARACTERISTICS (TA = +25°C unless otherwise noted.)

FIGURE 1 — WORST CASE POWER DISSIPATION versus AMBIENT TEMPERATURE (Case 221A)




FIGURE 3 — INPUT OUTPUT DIFFERENTIAL AS A FUNCTION OF JUNCTION TEMPERATURE




FIGURE 5 — PEAK OUTPUT CURRENT AS A FUNCTION OF INPUT-OUTPUT DIFFERENTIAL VOLTAGE




FIGURE 2 – WORST CASE POWER DISSIPATION VERSUS AMBIENT TEMPERATURE (Case 1)




FIGURE 4 – INPUT OUTPUT DIFFERENTIAL AS A FUNCTION OF JUNCTION TEMPERATURE (MC78XX, A)





FIGURE 6 — PEAK OUTPUT CURRENT AS A FUNCTION OF INPUT-OUTPUT DIFFERENTIAL



MC7824C 33 V

6.0 8.0

40 L

4.0

TYPICAL CHARACTERISTICS (continued) (T_A = 25°C unless otherwise noted.)

FIGURE 7 - RIPPLE REJECTION AS A FUNCTION OF OUTPUT VOLTAGES (MC78XXC, AC) f = 120 Hz RIPPLE REJECTION (dB) 70 10 = 20 mA $\Delta V_{in} = 1.0 \text{ V(RMS)}$ 60 PART# MC7805C 10 V MC7806C 11 V MC7808C 14 V RR, 50 MC7812C 19 V MC7815C 23 V MC7818C 27 V

FIGURE 8 – RIPPLE REJECTION AS A FUNCTION
OF FREQUENCY




FIGURE 9 — OUTPUT VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE (MC78XXC, AC, B)

VO. OUTPUT VOLTAGE (VOLTS)

12 14 16 18

20 22




FIGURE 10 - OUTPUT IMPEDANCE AS A FUNCTION OF OUTPUT VOLTAGE (MC78XXC, AC)




FIGURE 11 — QUIESCENT CURRENT AS A FUNCTION OF TEMPERATURE (MC78XXC, AC, B)





FIGURE 12 — DROPOUT CHARACTERISTICS (MC78XX, A)



APPLICATIONS INFORMATION


Design Considerations

The MC7800 Series of fixed voltage regulators are designed with Thermal Overload Protection that shuts down the circuit when subjected to an excessive power overload condition, Internal Short-Circuit Protection that limits the maximum current the circuit will pass, and Output Transistor Safe-Area Compensation that reduces the output short-circuit current as the voltage across the pass transistor is increased.

In many low current applications, compensation capacitors are not required. However, it is recommended that the regulator input be bypassed with a capacitor if the regulator is connected

to the power supply filter with long wire lengths, or if the output load capacitance is large. An input bypass capacitor should be selected to provide good high-frequency characteristics to insure stable operation under all load conditions. A 0.33 µF or larger tantalum, mylar, or other capacitor having low internal impedance at high frequencies should be chosen. The bypass capacitor should be mounted with the shortest possible leads directly across the regulators input terminals. Normally good construction techniques should be used to minimize ground loops and lead resistancedrops since the regulator has no external sense lead.

FIGURE 13 - CURRENT REGULATOR




The MC7800 regulators can also be used as a current source when connected as above. In order to minimize dissipation the MC7805C is chosen in this application. Resistor R determines the current as follows:

$$I_{O} = \frac{5 \text{ V}}{\text{R}} + I_{Q}$$

IQ = 1.5 mA over line and load changes


For example, a 1-ampere current source would require R to be a 5-ohm, 10-W resistor and the output voltage compliance would be the input voltage less 7 volts.

FIGURE 14 - ADJUSTABLE OUTPUT REGULATOR



The addition of an operational amplifier allows adjustment to higher or intermediate values while retaining regulation characteristics. The minimum voltage obtainable with this arrangement is 2.0 volts greater than the regulator voltage.


FIGURE 15 - CURRENT BOOST REGULATOR



XX = 2 digits of type number indicating voltage.

The MC7800 series can be current boosted with a PNP transistor. The MJ2955 provides current to 5.0 amperes. Resistor R in conjunction with the VgE of the PNP determines when the pass transistor begins conducting; this circuit is not short-circuit proof. Input-output differential voltage minimum is increased by V_{BE} of the pass transistor.

FIGURE 16 - SHORT-CIRCUIT PROTECTION



XX = 2 digits of type number indicating voltage

The circuit of Figure 15 can be modified to provide supply protection against short circuits by adding a short-circuit sense resistor, R_{SC} , and an additional PNP transistor. The current sensing PNP must be able to handle the short-circuit current of the three-terminal regulator. Therefore, a four-ampere plastic power transistor is specified.




MC78LOOC, AC Series

THREE-TERMINAL POSITIVE VOLTAGE REGULATORS

The MC78L00 Series of positive voltage regulators are inexpensive, easy-to-use devices suitable for a multitude of applications that require a regulated supply of up to 100 mA. Like their higher powered MC7800 and MC78M00 Series cousins, these regulators feature internal current limiting and thermal shutdown making them remarkably rugged. No external components are required with the MC78L00 devices in many applications.


These devices offer a substantial performance advantage over the traditional zener diode-resistor combination. Output impedance is greatly reduced and quiescent current is substantially reduced.


- Wide Range of Available, Fixed Output Voltages
- Low Cost
- Internal Short-Circuit Current Limiting
- Internal Thermal Overload Protection
- No External Components Required
- Complementary Negative Regulators Offered
 (MC79L00 Series)
- Available in Either ±5% (AC) or ±10% (C) Selections




Device No. ± 10%	Device No. ±5%	Nominal Voltage
MC78L05C	MC78L05AC	5.0
MC78L08C	MC78L08AC	8.0
MC78L12C	MC78L12AC	12
MC78L15C	MC78L15AC	15
MC78L18C	MC78L18AC	18
MC78L24C	MC78L24AC	24

THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS







A common ground is required between the input and the output voltages. The input voltage must remain typically 2.0 V above the output voltage even during the low point on the input ripple voltage.

- = C₁ is required if regulator is located an appreciable distance from power supply filter.
- ** = C_O is not needed for stability; however, it does improve transient response.

Device	Temperature Range	Package
MC78LXXACG	T _J = 0°C to +150°C	Metal Can
MC78LXXACP	T _J = 0°C to +150°C	Plastic Transistor
MC78LXXCG	T _J = 0°C to +150°C	Metal Can
MC78LXXCP	T = 0°C to +150°C	Plastic Transistor

MC78L00 Series MAXIMUM RATINGS (TA = +125°C unless otherwise noted.)

Rating	Symbol	Value	Unit	
Input Voltage (2.6 V - 8.0 V) (12 V - 18 V) (24 V)	VI SA	30 35 40	Vdc	AD IDENIE
Storage Junction Temperature Range	T _{stg}	-65 to +150	ос	owsb seu-o
Operating Junction Temperature Range	g nor Tyl ments	0 to +150	оС	notalugor a

MC78L05C, MC78L05AC ELECTRICAL CHARACTERISTICS (V_1 = 10 V, I_0 = 40 mA, C_1 = 0.33 μ F, C_0 = 0.1 μ F, O^0 C < T_1 < +125 0 C unless otherwise noted.)

			OC < TJ	C +125-C	uniess oth	ervvise no	ted.)	
	100		MC78L056	C	1	AC78L05	AC	DET DIN
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25 ^o C)	Vo	4.6	5.0	5.4	4.8	5.0	5.2	Vdc
Input Regulation $(T_J = +25^{\circ}C, I_O = 40 \text{ mA})$	Regline		- ingel	oV tugte	O.bsm3	atdeliev A	to spoul	mV
7.0 Vdc ≤ V _I ≤ 20 Vdc 8.0 Vdc ≤V _I ≤ 20 Vdc		-	55 [^] 45	200 150	nil Inma	55 45	150 100	outsi e
Load Regulation $(T_J = +25^{\circ}C, 1.0 \text{ mA} \le I_O \le 100 \text{ mA})$ $(T_J = +25^{\circ}C, 1.0 \text{ mA} \le I_O \le 40 \text{ mA})$	Regload	-	11 5.0	60 30	s Regulate Regulate	11 5.0	60 30	mV
Output Voltage (7.0 Vdc ≤ ½/ ≤ 20 Vdc, 1.0 mA ≤ I _O ≤ 40 mA) (V _I = 10 V, 1.0 mA ≤ I _O ≤ 70 mA)	V _O	4.5 4.5	ano = mia	5.5 5.5	4.75 4.75	(20)18 (20 = 197)	5.25 5.25	Vdc
Input Bias Current $(T_J = +25^{\circ}C)$ $(T_J = +125^{\circ}C)$	IB	-	3.8	6.0 5.5	NTIVE CLO	3.8	6.0 5.5	mA
Input Bias Current Change $(8.0 \text{ Vdc} \le \text{V}_1 \le 20 \text{ Vdc})$ $(1.0 \text{ mA} \le \text{I}_0 \le 40 \text{ mA})$	△IB	-[1.5 0.2		-150	1.5	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz $\leq f \leq$ 100 kHz)	٧N	-	40) - L	-	-40	-	μV
Long-Term Stability	△VO/△t	= 3	12	-	-	12	-	mV/1.0 k Hrs
Ripple Rejection ($I_O = 40 \text{ mA}$, $f = 120 \text{ Hz}$, 8.0 V \leq V _I \leq 18 V, T _J = +25°C)	RR	40	49	_	41	49	10	dB
Input-Output Voltage Differential (T _J = +25 ^o C)	V _I /V _O		1.7	-		1.7	J	Vdc

MC78L08C, MC78L08AC ELECTRICAL CHARACTERISTICS (V_I = 14 V, I_O = 40 mA, C_I = 0.33 μ F,C_O = 0.1 μ F, 0°C < T_J < +125°C unless otherwise noted.)

The state of the s				+125°C				1
	Del anio	-	MC78L08	С	-	MC78L08/	AC	
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	Vo	7.36	8.0	8.64	7.7	8.0	8.3	Vdc
Input Regulation (T _{.I} = +25°C, I _O = 40 mA)	Regline		801150			lAn	04 × 01	mV
10.5 Vdc ≤ V ₁ ≤ 23 Vdc 11 Vdc ≤ V ₁ ≤ 23 Vdc	130	-	20 12	200 150	-	20 12	175 125	20 Vcc \$ 1
Load Regulation $(T_J = +25^{\circ}C, 1.0 \text{ mA} \le I_O \le 100 \text{ mA})$ $(T_J = +25^{\circ}C, 1.0 \text{ mA} \le I_O \le 40 \text{ mA})$	Regload		15 6.0	80 40	(<u>A</u> m 0 (Am	15 8.0	80 40	mV
Output Voltage $ (10.5 \text{ Vdc} \le V_{\parallel} \le 23 \text{ Vdc}, 1.0 \text{ mA} \le I_{0} \le 40 \text{ mA}) $ $ (V_{\parallel} = 14 \text{ V}, 1.0 \text{ mA} \le I_{0} \le 70 \text{ mA}) $	V _O	7.2 7.2	_ _ _ _ _	8.8 8.8	7.6 7.6	n:0.1_sbN m:0'C≥ 0	8.4 8.4	Vdc
Input Bias Current $(T_J = +25^{\circ}C)$ $(T_J = +125^{\circ}C)$	IIB	_	3.0	6.0 5.5	-	3.0	6.0 5.5	mA
Input Bias Current Change (11 Vdc \leq V ₁ \leq 23 Vdc) (1.0 mA \leq 1 ₀ \leq 40 mA)	ΔIB		-	1.5	-	- [0	1.5	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leq f \leq 100 kHz)	VN	-	52		2 15 D.	60	(119 <u>0</u> 87)	μV
Long-Term Stability	△VO/△t	_	20		- ;	20	1 711	mV/1.0 k Hrs
Ripple Rejection (I _O = 40 mA, f = 120 Hz, $12 \text{ V} \le \text{ V}_{\text{I}} \le 23 \text{ V}, \text{ T}_{\text{J}} = +25^{\text{O}}\text{C}$)	RR	36	55	I SA	37	57	10 - F1 10 - F1	dB
Input-Output Voltage Differential (T _J = +25 ^o C)	V _I /V _O	-	1.7	1 -	-	1.7	III III	Vdc

MC78L12C, MC78L12AC ELECTRICAL CHARACTERISTICS (V_I = 19 V, I_O = 40 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, 0°C < T_J < +125°C unless otherwise noted.)

	XSE	Typ	PERA	MC78L12	С		MC78L12	AC	
Characteristic	19.4	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25 ^o C)		Vo	11.1	12	12.9	11.5	12	12.5	Vdc
Input Regulation $(T_J = +25^{\circ}C, I_O = 40 \text{ mA})$ $14.5 \text{ Vdc} \leq V_J \leq 27 \text{ Vdc}$ $16 \text{ Vdc} \leq V_J \leq 27 \text{ Vdc}$	225	Regline	-	120 100	250 200	- 1	120 100	250 200	mV abv Cos
Load Regulation $ (T_J = +25^{\circ}C, 1.0 \text{ mA} \le I_O \le 100 \text{ mA}) $ $ (T_J = +25^{\circ}C, 1.0 \text{ mA} \le I_O \le 40 \text{ mA}) $	170	Reg _{load}	-	20 10	100 50	IĀm 0	20	100 50	mV
Output Voltage (14.5 Vdc \leq V _I \leq 27 Vdc, 1.0 mA \leq I _O \leq 4 (V _I = 19 V, 1.0 mA \leq I _O \leq 70 mA)	10 mA)	Vo	10.8	DV -	13.2 13.2	11.4 11.4	n 0.1 , so V	12.6 12.6	Vdc
Input Bias Current (T _J = +25 ^o C) (T _J = +125 ^o C)	17.8	IB	10.37	4.2	6.5 6.0	(An	4.2	6.5 6.0	mA V 15 a V
Input Bias Current Change (16 Vdc < V _I < 27 Vdc) (1.0 mA < I _O < 40 mA)	8,8 0.8	△IB	-	-	1.5	-	-	1.5	mA
Output Noise Voltage (T _A = +25 ^O C, 10 Hz < f 100 kHz)	1.5 >	VN	-	80	-	-	80	V EB-	μV
Long-Term Stability	5.0	△VO/△t	-	24	_	-	24	m 0 /L > 0	mV/1.0 k Hrs
Ripple Rejection ($I_0 = 40 \text{ mA}, f = 120 \text{ Hz}, 15 \text{ V}$ $V_1 \le 25 \text{ V}, T_J = +25^{\circ}\text{C}$)	<	RR	36	42	->1	37	42	T) egatic	dB
Input-Output Voltage Differential (T _J = +25°C)		V _I /V _O	32	1.7		12010;	1.7 = 1 ,Am 0	a oll	Vdc

MC78L15C, MC78L15AC ELECTRICAL CHARACTERISTICS ($V_1 = 23 \text{ V}$, $I_0 = 40 \text{ mA}$, $C_1 = 0.33 \mu\text{F}$, $C_0 = 0.1 \mu\text{F}$,

Charten asternation makes (SCHE)	10 1 Land	()°C < TJ <	< +125°C	unless other	rwise not	eu./	
DASS INCOME.	NAME PARTY		MC78L15	С	A	1C78L15/	AC	
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	Vo	13.8	15	16.2	14.4	15	15.6	Vdc
Input Regulation $(T_J = +25^{\circ}C, I_O = 40 \text{ mA})$	Regline		Person				106 m col	mV
17.5 Vdc ≤ V ₁ ≤ 30 Vdc 20 Vdc ≤ V ₁ ≤ 30 Vdc	200	-	130 110	300 250	-	130 110	300 250	10.5 Vde c
Load Regulation $(T_J = +25^{\circ}C, 1.0 \text{ mA} \le I_O \le 100 \text{ mA})$ $(T_J = +25^{\circ}C, 1.0 \text{ mA} \le I_O \le 40 \text{ mA})$	Regload	-	25 12	150 75	(Am 0	25 12	150 75	mV
Output Voltage $(17.5 \text{ Vdc} \le V_{\parallel} \le 30 \text{ Vdc}, 1.0 \text{ mA} \le I_{\circlearrowleft} \le 40 \text{ mA})$ $(V_{\parallel} = 23 \text{ V}, 1.0 \text{ mA} \le I_{\circlearrowleft} \le 70 \text{ mA})$	V _O	13.5 13.5	- 0V	16.5 16.5	14.25 14.25	e di Cobil	15.75 15.75	Vdc
Input Bias Current (T _J = +25°C) (T _J = +125°C)	IB	=	4.4	6.5 6.0	-	4.4	6.5 6.0	mA
Input Bias Current Change (20 Vdc ≤ V _I ≤ 30 Vdc) (1.0 mA ≤ I _O ≤ 40 mA)	ΔIB	-	Eric.	1.5 0.2	-	- (1.5 0.1	mA
Output Noise Voltage (T _A = +25°C, 10 Hz ≤ f ≤ 100 kHz)	VN	-	90	7 21	a si701.	90	T) sēmio	μ٧
Long-Term Stability	ΔV0/Δt	-	30	-	-	30	-	mV/1.0 k Hrs
Ripple Rejection (I _O = 40 mA, f = 120 Hz, 18.5 V \leq V _I \leq 28.5 V, T _J = +25°C)	RR	33	39	-	34	39	F OH n	dB
Input-Output Voltage Differential (T.j = +25°C)	V ₁ /V ₀		1.7	-	-	1.7	O egatio	Vdc


MC78L18C, MC78L18AC ELECTRICAL CHARACTERISTICS (V_I = 27 V, I_O = 40 mA, C_I = $0.33 \, \mu$ F, C_O = $0.1 \, \mu$ F, 0° C < T_J < $+125^{\circ}$ C unless otherwise noted.)

STILL OF CHANGE OF THE PARTY OF		10161	MC78L18	С	N	AC78L18A	C	
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	Vo	16.6	18	19.4	17.3	18	18.7	Vdc
Input Regulation (T _{.1} = +25°C, I _O = 40 mA)	Regline	turi	l ov			(00)	24-54.71	mV
21.4 Vdc ≤ V ₁ ≤ 33 Vdc 20.7 Vdc ≤ V ₁ ≤ 33 Vdc 22 Vdc ≤ V ₁ ≤ 33 Vdc	120		32 27	325 275	-	45	325	17.5 Vdc = 14.6
21 Vdc < V ₁ < 33 Vdc	001				-	35	275	Fir abV-37
Load Regulation $(T_J = +25^{\circ}C, 1.0 \text{ mA} \le I_O \le 100 \text{ mA})$ $(T_J = +25^{\circ}C, 1.0 \text{ mA} \le I_O \le 40 \text{ mA})$	Regload	-	30 15	170 85	(Am 0)	30 15	170 85	mV
Output Voltage (21.4 Vdc \leq V _I \leq 33 Vdc, 1.0 mA \leq I _O \leq 40 mA) (20.7 Vdc \leq V _I \leq 33 Vdc, 1.0 mA \leq I _O \leq 40 mA)	V _O	16.2	-	17.8	17.1	10.1 pbv	18.9	Vdc
$(V_I = 27 \text{ V}, 1.0 \text{ mA} \le I_O \le 70 \text{ mA})$ $(V_I = 27 \text{ V}, 1.0 \text{ mA} \le I_O \le 70 \text{ mA})$	4.2	16.2	#II	17.8	17.1	-	18.9	Tupy Stat Curt
Input Bias Current (T _J = +25°C) (T _J = +125°C)	IIB	-	3.1	6.5 6.0	-	3.1	6.5 6.0	mA
Input Bias Current Change $(22 \forall dc \leq V_1 \leq 33 \forall dc)$ $(21 \forall dc \leq V_1 = 33 \forall dc)$	ΔIIB	-	#W	1.5	5 6H 07 .	085-47	1.5	mA
(1.0 mA < I _O < 40 mA)	24	-	10+5V6	0.2	-	-	0.1	Long-Term St
Output Noise Voltage (T _A = +25°C, 10 Hz ≤ f ≤ 100 kHz)	V-N	40	150	- 31	181 a H 09	150	1 (1 ₀ = 0 1 = 125°	μV
Long-Term Stability	△Vo/△t		45	-	-	45	C service	mV/1.0 k Hrs.
Ripple Rejection ($I_O = 40 \text{ mA}, f = 120 \text{ Hz},$ 23 V \leq V ₁ \leq 33 V, T _J = +25°C)	RR	32	46	-	33	48	-	dB
Input-Output Voltage Differential (T _J = +25°C)	V ₁ /V ₀	-	1.7	-	-	1.7	-	Vdc

MC78L24C, MC78L24AC ELECTRICAL CHARACTERISTICS (V₁ = 33 V, I₀ = 40 mA, C₁ = 0.33 μ F, C₀ = 0.1 μ F,

		(oc < Tj	< +125°C	unless oth	erwise not	ed.)	
ENTER SOM LOUV FOUNDING TO SHOULD			MC78L24	С	N	AC78L24A	C	
Characteristic	Symbol	Min -	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	Vo	22.1	24	25.9	23	24	25	Vdc
Input Regulation $(T_J = +25^{\circ}C, I_O = 40 \text{ mA})$ $27.5 \text{ Vdc} \le V_I \le 38 \text{ Vdc}$	Regline	OTTARS	35	350				mV
28 Vdc ≤ V _I ≤ 38 Vdc 27 Vdc ≤ V _I ≤ 38 Vdc		§-	30	300	-	50 60	300 350	
Load Regulation $(T_J = +25^{\circ}C, 1.0 \text{ mA} \le I_O \le 100 \text{ mA})$ $(T_J = +25^{\circ}C, 1.0 \text{ mA} \le I_O \le 40 \text{ mA})$	Regload	Diesenti	40 20	200 100	->	40 20	200 100	mV
Output Voitage $ \begin{array}{lllllllllllllllllllllllllllllllllll$	Vo	21.6	-	26.4 26.4	22.8	H	25.2 25.2	Vdc
Input Bias Current (T _J = +25°C) (T _J = +125°C)	IB	-	3.1	6.5 6.0	gov) <u>r</u> gat	3.1	6.5 6.0	mA
Input Bias Current Change (28 Vdc ≤ V _I ≤ 38 Vdc) (1.0 mA ≤ I _O ≤ 40 mA)	ΔIB	- -	-	1.5 0.2	HARAUO: LITAGRAFI	IAIS TUS	1.5	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leq f \leq 100 kHz)	VN	-	200			200		μ∨
Long-Term Stability	ΔVO/Δt	-	56	-	-	56	-	mV/1.0 k Hrs
Ripple Rejection (I _O = 40 mA, f = 120 Hz, 29 V \leq V _I \leq 35 V, T _J = +25°C)	RR	30	43	-	31	45		dB
Input-Output Voltage Differential (T _J = +25 ^o C)	V _I /V _O	-	1.7	-	1=1	1.7	-	Vdc

TYPICAL CHARACTERISTICS (T_A = +25°C unless otherwise noted.)



APPLICATIONS INFORMATION


Design Considerations

The MC78L00C Series of fixed voltage regulators are designed with Thermal Overload Protection that shuts down the circuit when subjected to an excessive power overload condition, Internal Short-Circuit Protection that limits the maximum current the circuit will pass.

In many low current applications, compensation capacitors are not required. However, it is recommended that the regulator input be bypassed with a capacitor if the regulator is connected to the power supply filter with long wire lengths, or if the output load capacitance is large. An input bypass capacitor should be

selected to provide good high-frequency characteristics to insure stable operation under all load conditions. A $0.33~\mu F$ or larger tantalum, mylar, or other capacitor having low internal impedance at high frequencies should be chosen. The bypass capacitor should be mounted with the shortest possible leads directly across the regulators input terminals. Normally good construction techniques should be used to minimize ground loops and lead resistance drops since the regulator has no external sense lead. Bypassing the output is also recommended.

FIGURE 7 - CURRENT REGULATOR



The MC78L00C regulators can also be used as a current source when connected as above. In order to minimize dissipation the MC78L05C is chosen in this application. Resistor R determines the current as follows:

$$I_O = \frac{5 \text{ V}}{\text{R}} + I_{1B}$$

I_{IB} = 3.8 mA over line and load changes

For example, a 100 mA current source would require R to be a 50-ohm, 1/2-W resistor and the output voltage compliance would be the input voltage less 7 volts.

FIGURE 8 - ±15 V TRACKING VOLTAGE REGULATOR





FIGURE 9 - POSITIVE AND NEGATIVE REGULATOR





MC78M00C series

CYSLOUC, AC Series

MC78M00C SERIES THREE-TERMINAL POSITIVE VOLTAGE REGULATORS


The MC78M00 Series positive voltage regulators are identical to the popular MC7800C Series devices, except that they are specified for only one-third the output current. Like the MC7800C devices, the MC78M00C three-terminal regulators are intended for local, oncard voltage regulation.

Internal current limiting, thermal shutdown circuitry and safearea compensation for the internal pass transistor combine to make these devices remarkably rugged under most operating conditions. Maximum output current, with adequate heatsinking is 500 mA.


- No External Components Required
- Internal Thermal Overload Protection
- Internal Short-Circuit Current Limiting
- Output Transistor Safe-Area Compensation
- Packaged in the Plastic Case 221A and Case 79 (TO-220 and Hermetic TO-39)

REPRESENTATIVE SCHEMATIC DIAGRAM 100 10 k 500 100 10 k 240 240 200 0.3 0 Output 2.7 k 28 k 30 pF 500 6 k 1 k 5 k

THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS



STANDARD APPLICATION



A common ground is required between the input and the output voltages. The input voltage must remain typically 2.0 V above the output voltage even during the low point on the input ripple voltage.

- = C_{in} is required if regulator is located an appreciable distance from power supply filter.
- • = C_O improves stability and transient response.

DEVICE	TEMPERATURE RANGE	PACKAGE
MC78MXXGG	T _J = 0° C to +150° C	Metal Can
MC78MXXCT	T ₁ = 0° C to +150° C	Plastic Power

TYPE NO /VOLTAGE MC78M05C 5.0 Volts MC78M06C 6.0 Volts MC78M08C 8.0 Volts MC78M12C 12 Volts MC78M15C 15 Volts MC78M18C 18 Volts MC78M20C 20 Volts MC78M24C 24 Volts

MC78M00C Series MAXIMUM RATINGS (TA = +25°C unless otherwise noted.)

Forder when these mounts as for a State State	Rating			Symbol	Value	Unit
Input Voltage (5.0 V - 18 V) (20 V - 24 V)	at a	OV.		VI	35 40	Vdc
Power Dissipation (Package Limitation) Plastic Package TA = 25°C Derate above TA = 25°C		enil9s fi		P _D θJA	Internally Limited	°C/W
$T_C = 25^{\circ}C$ Derate above $T_C = 110^{\circ}C$ Metal Package				^θ JC	Internally Limited 5.0	°C/W
T _A = 25°C Derate above T _A = 25°C			Date 015	PD 0JA	Internally Limited 185	°C/W
T _C = 25°C Derate above T _C = 85°C				P _D θ _J C	Internally Limited 25	°C/W
Operating Junction Temperature Range		814		TJ	0 to +150	°C
Operating Ambient Temperature Range				TA	0 to +85	°C
Storage Temperature Range Plastic Package		Page 1	(sH# 601 b	T _{stg}	-65 to +150	°C
Metal Package					-65 to +150	°C

$\textbf{MC78M05C ELECTRICAL CHARACTERISTICS} \quad (\textbf{V}_1 = 10 \ \textbf{V}, \textbf{I}_O = 200 \ \text{mA}, \ 0^{\text{O}}\text{C} < \textbf{T}_J < +125^{\text{O}}\text{C}, \textbf{P}_D \leqslant 5.0 \ \text{W} \ \text{unless otherwise noted.})$

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	Vo	4.8	5.0	5.2	Vdc
Line Regulation (T ₁ = +25°C)	Regline	egetta's he	ayO to melai	TenO similar	mV
(7.0 Vdc ≤ V ₁ ≤ 25 Vdc) (8.0 Vdc ≤ V ₁ ≤ 25 Vdc)		1	3.0 1.0	100 50	Pear July II
Load Regulation $(T_J = +25^{\circ}C, 5.0 \text{ mA} \le I_O \le 500 \text{ mA})$ $(T_J = +25^{\circ}C, 5.0 \text{ mA} \le I_O \le 200 \text{ mA})$	Regload	CTERISTI	20	100 50	mV IBGM A GM
Output Voltage (7.0 Vdc ≤ V ₁ ≤ 25 Vdc, 5.0 mA ≤ I _O ≤ 200 mA)	V _O	4.75	- (0	5.25	Vdc
Input Bias Current (T _J = +25 ^o C)	IIB	-	4.5	6.0	mA
Quiescent Current Change $(8.0 \text{ Vdc} \le \text{V}_1 \le 25 \text{ Vdc})$ $(5.0 \text{ mA} \le \text{I}_0 \le 200 \text{ mA})$	ΔΙΙΒ	-	_ 6	0.8 0.5	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz $\leq f \leq$ 100 kHz)	e _{on} .	-	40	-	μV
Long-Term Stability	Δνο/Δτ	-	-	20	mV/1.0 k Hrs
Ripple Rejection ($I_0 = 100 \text{ mA}$, $f = 120 \text{ Hz}$, $8.0 \text{ V} \le \text{V}_1 \le 18 \text{ V}$) ($I_0 = 300 \text{ mA}$, $f = 120 \text{ Hz}$, $8.0 \le \text{V}_1 \le 18 \text{ V}$, $T_0 = 25^{\circ}\text{C}$)	RR	lum OUT > OI	80 80	85 2-72	dB
Input-Output Voltage Differential (T _A = +25°C)	V ₁ -V _O		2.0	ent Change	Vdc
Short-Circuit Current Limit (T _J = +25°C, V _I = 35 V)	los		300	d w fight a	mA
Average Temperature Coefficient of Output Voltage (I _O = 5.0 mA)	ΔV _O /ΔΤ	10012131	-1.0	yalki yalki	mV/°C
Peak Output Current (T _J = 25°C)	10	11 = V C 1 = 21.5 V;	700	101 = - 101 101 - 120	mA

MC78M06C ELECTRICAL CHARACTERISTICS (V_I = 11 V, I_O = 200 mA, 0° C < T_J < +125°C, P_D \leqslant 5.0 W unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25 ^o C)	v _o	5.75	6.0	6.25	Vdc
Line Regulation (T _J = +25 ^o C)	Regline		Snothstimi.	on (Package)	mV
(8.0 Vdc ≤ V ₁ ≤ 25 Vdc) (9.0 Vdc ≤ V ₁ ≤ 25 Vdc)		-	5.0 1.5	100 50	ES AT
Load Regulation (T _J = $+25^{\circ}$ C, 5.0 mA \leq I _O \leq 500 mA) (T _J = $+25^{\circ}$ C, 5.0 mA \leq I _O \leq 200 mA)	Regload	-	20 10	120 60	mV
Output Voltage $(8.0~\text{Vdc} \leqslant ~\text{V}_1 \leqslant 25~\text{Vdc},~5.0~\text{mA} \leqslant I_0 \leqslant 200~\text{mA})$	V _O	5.7	2890	6.3	Vdc
Input Bias Current (T _J = +25 ^o C)	IIB	-	4.5	6.0	mA
Quiescent Current Change (9.0 Vdc \leq V ₁ \leq 25 Vdc) (5.0 mA \leq I ₀ \leq 200 mA)	ΔΙΙΒ	-	ture Range ture Range	0.8 0.5	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leq f \leq 100 kHz)	eon	-	45	agricult broken	μV
Long-Term Stability	ΔV _O /Δt	-	-	24	mV/1.0 k Hr
Ripple Rejection (I _O = 100 mA, f = 120 Hz, 9.0 V \leq V _I \leq 19 V) (I _O = 300 mA, f = 120 Hz, 9.0 V \leq V _I \leq 19 V, T _J = 25°C)	RR	urāes	80 80	anutras	dB
Input-Output Voltage Differential $(T_A = +25^{\circ}C)$	V ₁ -V ₀	-	2.0	-	Vdc
Short-Circuit Current Limit (T _J = +25°C, V _I = 35 V)	los		270	155.874 a F	mA
Average Temperature Coefficient of Output Voltage (IO = 5.0 mA)	ΔV _O /ΔΤ	-	-1.0	-	mV/°C
Peak Output Current (T _J = 25°C) (T _J = 25°C)	10	-	700	< 25 Vdd)	mA o

MC78M08C ELECTRICAL CHARACTERISTICS (V_I = 14 V, I_O = 200 mA, 0° C < T_J < +125 $^{\circ}$ C, P_D \leq 5.0 W unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25 ^o C)	v _o	7.7	8.0	8.3	Vdc
Line Regulation (T _J = +25 ^o C)	Regline			TJ = +25°	mV
(10.5 Vdc ≤ V ₁ ≤ 25 Vdc) (11 Vdc ≤ V ₁ ≤ 25 Vdc)		_	6.0 2.0	100 50	dent Current 6 0 V do st. V
Load Regulation $(T_J = +25^{\circ}C, 5.0 \text{ mA} \le I_O \le 500 \text{ mA})$ $(T_J = +25^{\circ}C, 5.0 \text{ mA} \le I_O \le 200 \text{ mA})$	Regload	Ы 00T ≥ 13	25 10	160 80	mV
Output Voltage (10.5 Vdc < V _I < 25 Vdc, 5.0 mA < I _O < 200 mA)	Vo	7.6	1 = 120 Hz	8.4	Vdc
Input Bias Current (T _J = +25 ^o C)	IIB	F1.72	4.6	6.0	mA
Quiescent Current Change (10.5 Vdc \leq V ₁ \leq 25 Vdc) (5.0 mA \leq 1 _O \leq 200 mA)	ΔΙΙΒ	- eras =	V 5°+2+-	0.8	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz $\leq f \leq$ 100 kHz)	eon	stalloV	52	e Costficie	μV
Long-Term Stability	ΔV _O /Δt	-	-	32	mV/1.0 k Hrs
Ripple Rejection (I _O = 100 mA, f = 120 Hz, 11.5 V \leq V _I \leq 21.5 V) (I _O = 300 mA, f = 120 Hz, 11.5 V \leq V _I \leq 21.5 V, T _J = 25°C)	.RR	-	80 80		dB
Input-Output Voltage Differential (T _A = +25°C)	V _I -V _O	-	2.0	-	Vdc
Short-Circuit Current Limit (T _J = +25°C, V _I = 35 V)	los	-	250	_	mA
Average Temperature Coefficient of Output Voltage (IO = 5.0 mA)	ΔV _O /ΔΤ	-	-1.0	-	mV/°C
Peak Output Current (T _J = 25 ^o C)	10	-	700	-	mA

MC78M12C ELECTRICAL CHARACTERISTICS $\{V_1 = 19 \text{ V}, I_Q = 200 \text{ mA}, 0^{\circ}\text{C} < T_J < +125^{\circ}\text{C}, P_Q \le 5.0 \text{ W unless otherwise noted.}\}$

Characteristic	Symbol	Min	Тур	· Max	Unit
Output Voltage (T _J = +25 ^o C)	v ₀	11.5	12	12.5	Vdc
Line Regulation ($T_J = +25^{\circ}C_J$) (14.5 \forall dc \leq $V_J \leq$ 30 \forall dc) (16 \forall dc \leq $V_J \leq$ 22 \forall dc)	Regline	-	8.0 2.0	100	mV
Load Regulation (T _J = $+25^{\circ}$ C, 5.0 mA \leq I _O \leq 500 mA) (T _J = $+25^{\circ}$ C, 5.0 mA \leq I _O \leq 200 mA)	Regload	-	25 10	240 120	mV
Output Voltage (14.5 Vdc ≤ V _I ≤ 27 Vdc, 5.0 mA ≤ I _O ≤ 200 mA)	V ₀	11.4	-	12.6	Vdc
Input Bias Current (T _J = +25 ^o C)	IIB	-	4.8	6.0	mA
Quiescent Current Change (14.5 Vdc \leq V $_{\rm I}$ \leq 30 Vdc) (5.0 mA \leq I $_{\rm O}$ \leq 200 mA)	ΔΙΙΒ	_	-	0.8 0.5	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz $\leq f \leq$ 100 kHz)	eon		75	-	μV
Long-Term Stability	ΔV0/Δt	-	-	48	mV/1.0 k Hrs
Ripple Rejection ($I_Q = 100 \text{ mA}$, $f = 120 \text{ Hz}$, $15 \text{ V} \leqslant \text{ V}_J \leqslant 25 \text{ V}$) ($I_Q = 300 \text{ mA}$, $f = 120 \text{ Hz}$, $15 \text{ V} \leqslant \text{ V}_J \leqslant 25 \text{ V}$, $T_J = 25^{\circ}\text{C}$)	RR	12.22 V et V	80 80	001 = <u>0</u> 11	dB
Input-Output Voltage Differential $(T_A = +25^{\circ}C)$	V ₁ -V ₀	-	2.0	ashiQ equito	Vdc
Short-Circuit Current Limit (T _J = +25°C, V ₁ = 35 V)	los	-	240	-	mA
Average Temperature Coefficient of Output Voltage $(I_O = 5.0 \text{ mA}, 0^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C})$	ΔV _O /ΔΤ	egarloV su	-1.0	Meca nure	mV/°C
Peak Output Current (T _J = 25°C)	10	-	700	FREE	mA

$\textbf{MC78M15C ELECTRICAL CHARACTERISTICS} \quad (\text{V}_1 = 23 \text{ V}, \text{I}_0 = 200 \text{ mA}, 0^{\circ}\text{C} < \text{T}_J < +125^{\circ}\text{C}, \text{P}_D \leqslant 5.0 \text{ W unless otherwise noted.})$

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25 ^O C)	V _O	14.4	15	15.6	Vdc
Input Regulation $ (T_J = +25^{\circ}C) $ $ (17.5 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	Regline	-	10 3.0	100 50	mV
Load Regulation $(T_J = +25^{\circ}C, 5.0 \text{ mA} \le I_O \le 500 \text{ mA})$ $(T_J = +25^{\circ}C, 5.0 \text{ mA} \le I_O \le 200 \text{ mA})$	Regload	-	25 10	300 150	mV
Output Voltage 17.5 Vdc < V ₁ < 30 Vdc, 5.0 mA < I _O < 200 mA)	v _o	14.25	AIN OUT IN C	15.75	Vdc
Input Bias Current (T _J = +25 ^o C)	IIB	-	4.8	6.0	mA
Quiescent Current Change $ (18.5 \text{Vdc} \leqslant \text{V}_1 \leqslant 30 \text{Vdc}) \\ (5.0 \text{mA} \leqslant \text{I}_O \leqslant 200 \text{mA}) $	ΔΙΙΒ	-	_	0.8 0.5	Juliasson Curtai (23 Vde < V
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leq f \leq 100 kHz)	eon		90	Peter Cours or 1	μV
Long-Term Stability	ΔV _O /Δt	_	-	60	mV/1.0 k Hrs
Ripple Rejection (I $_{O}$ = 100 mA, f = 120 Hz, 18.5 V $<$ V $_{I}$ $<$ 28.5 V) (I $_{O}$ = 300 mA, f = 120 Hz, 18.5 V $<$ V $_{I}$ $<$ 28.5 V, T $_{J}$ = 25°C)	RR	v ≥ <u>v</u> ≥ <u>v</u>	70 70	00(= oi)	dB
Input-Output Voltage Differential (T _A = +25°C)	V _I -V _O	-	2.0	settid sosmi	Vdc
Short-Circuit Current Limit (T _J = +25°C, V _I = 35 V)	los	70/50 - 12	240	-	mA
Average Temperature Coefficient of Output Voltage $(I_O = 5.0 \text{ mA}, 0^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C})$	ΔV _O /ΔΤ	agazloV tu	-1.0	Med Coefficient	mV/°C
Peak Output Current (T _J = 25°C)	10	-	700) restri	mA

MC78M18C ELECTRICAL CHARACTERISTICS (V_I = 27 V, I_O = 200 mA, 0° C < T_J < +125 $^{\circ}$ C, P_D < 5.0 W unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	v _o	17.3	18	18.7	Vdc
Line Regulation $(T_J = +25^{\circ}C)$ $(21 \text{ Vdc} \leq \text{V}_1 \leq 33 \text{ Vdc})$ $(24 \text{ Vdc} \leq \text{V}_1 \leq 33 \text{ Vdc})$	Regline	-	10 40	100 50	V P W W W W W W W W W W W W W W W W W W
Load Regulation $(T_J = +25^{\circ}C, 5.0 \text{ mA} \le I_O \le 500 \text{ mA})$ $(T_J = +25^{\circ}C, 5.0 \text{ mA} \le I_O \le 200 \text{ mA})$	Regload	-	30 10	360 180	mV
Output Voltage (21 Vdc \leq V ₁ \leq 33 Vdc, 5.0 mA \leq I ₀ \leq 200 mA)	Vo	17.1	Am T.d., sk	18.9	Vdc
Input Bias Current (T _J = +25°C)	IB		4.8	6.5	mA
Quiescent Current Change (21 Vdc \leq V _I \leq 33 Vdc) (5.0 mA \leq I _O \leq 200 mA)	ΔΙΙΒ	-	158	0.8 0.5	mA
Output Noise Voltage (T _A = +25°C, 10 Hz ≤ f ≤ 100 kHz)	eon	0012723	100	A CY SILES	μV
Long-Term Stability	ΔV0/Δt		-	72	mV/1.0 k Hrs
Ripple Rejection (I _O = 100 mA, f = 120 Hz, 22 V \leq V _I \leq 32 V) (I _O = 300 mA, f = 120 Hz, 22 V \leq V _I \leq 32 V, T _J = 25 ⁰ C)	RR	cr.∑as a	70 70	DE (=) _/	dB
Input-Output Voltage Differential (T _A = +25°C)	V _I -V _O	-	2.0	- 1	Vdc
Short-Circuit Current Limit (T _J = +25°C, V ₁ = 35 V)	los	-	240	-	mA
Average Temperature Coefficient of Output Voltage (I _O = 5.0 mA, 0°C < T _A < +125°C)	ΔV _O /ΔΤ	-	-1.0	T > 50.	mV/°C
Peak Output Current (T _J = 25 ^o C)	10	-	700	-	mA

$\textbf{MC78M20C ELECTRICAL CHARACTERISTICS} \quad (\textbf{V}_1 = 29 \, \textbf{V}, \textbf{I}_0 = 200 \, \text{mA}, \textbf{0}^{\text{O}}\text{C} < \textbf{T}_J < +125^{\text{O}}\text{C}, \textbf{P}_D \leqslant 5.0 \, \text{W unless otherwise noted.})$

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	V _O	19.2	20	20.8	Vdc
Line Regulation (T _J = +25°C) (23 Vdc ≤ V ₁ ≤ 35 Vdc) (24 Vdc ≤ V ₁ ≤ 35 Vdc)	Regline	=	10 5.0	100 50	mV
Load Regulation $(T_J = +25^{\circ}C, 5.0 \text{ mA} \le I_O \le 500 \text{ mA})$ $(T_J = +25^{\circ}C, 5.0 \text{ mA} \le I_O \le 200 \text{ mA})$	Regload	-	30 10	400 200	mV
Output Voltage (23 Vdc \leq V ₁ \leq 35 Vdc, 5.0 mA \leq I _O \leq 200 mA)	V _O	19) > Aπ0.8 (c)	21	Vdc
Input Bias Current (T _J .= +25 ^o C)	IIB	-	4.9	6.5	mA
Quiescent Current Change (23 Vdc ≤ V ₁ ≤ 35 Vdc) (5.0 mA ≤ I _O ≤ 200 mA)	ΔΙΙΒ	-	- 198	0.8 0.5	mA
Output Noise Voltage (T _A = +25°C, 10 Hz < f < 100 kHz)	eon	-	110	-	μV
Long-Term Stability	ΔV0/Δt			80	mV/1.0 k Hrs
Ripple Rejection (I _O = 100 mA, f = 120 Hz, 24 V \leq V _I \leq 34 V) (I _O = 300 mA, f = 120 Hz, 24 V \leq V _I \leq 34 V, T _J = 25 ⁰ C)	RR	< 26 V. 1	70 70	1001-1	dB
Input-Output Voltage Differential $(T_A = +25^{\circ}C)$	V ₁ -V ₀	-	2.0	-	Vdc
Short-Circuit Current Limit (T _J = +25°C, V _I = 35 V)	los	-	240	-	mA
Average Temperature Coefficient of Output Voltage (IO = 5.0 mA , $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$)	ΔV _O /ΔΤ	-	-1.1	T > 5°0.	mV/°C
Peak Output Current (T _J = 25°C)	10	-	700	-	mA

MC78M24C ELECTRICAL CHARACTERISTICS (V = 33 V, I = 200 mA, 0° C < T $_{\rm J}$ < +125°C, P $_{\rm D}$ < 5.0 W unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25 ^o C)	V _O	23	24	25	Vdc
Line Regulation (T _{.I} = +25 ^O C)	Regline				mV
(27 Vdc ≤ V ₁ ≤ 38 Vdc) (28 Vdc ≤ V ₁ ≤ 38 Vdc)	1-9-1	1	10 5.0	100 50	
Load Regulation $(T_J = +25^{\circ}C, 5.0 \text{ mA} \le I_O \le 500 \text{ mA})$ $(T_J = +25^{\circ}C, 5.0 \text{ mA} \le I_O \le 200 \text{ mA})$	Regload		30 10	480 240	mV
Output Voltage (27 Vdc ≤ V ₁ ≤ 38 Vdc, 5.0 mA ≤ I _O ≤ 200 mA)	Vo	22.8	-	25.2	Vdc
Input Bias Current (T _J = +25 ^o C)	IIB	-	5.0	7.0	mA
Quiescent Current Change $(27 \text{ Vdc} \leqslant \text{ V}_1 \leqslant 38 \text{ Vdc})$ $(5.0 \text{ mA} \leqslant \text{I}_{O} \leqslant 200 \text{ mA})$	ΔIIB	102 3801	A PREW TEST	0.8 0.5	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leq f \leq 100 kHz)	eon		170	-	μV
Long-Term Stability	ΔV0/Δt	AUT A BAT	HIRRIDIO TE	96	mV/1.0 k Hrs
Ripple Rejection (I _O = 100 mA, f = 120 Hz, 28 V \leq V _I \leq 38 V) (I _O = 300 mA, f = 120 Hz, 28 V \leq V _I \leq 38 V, T _J = 25°C)	RR	-	70 70	-	dB
Input-Output Voltage Differential $(T_A = +25^{\circ}C)$	V _I -V _O		2.0	1	Vdc
Short-Circuit Current Limit (T _J = +25°C)	los	-	240	-	mA
Average Temperature Coefficient of Output Voltage $(I_O = 5.0 \text{ mA}, 0^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C})$	ΔV _O /ΔΤ	1	-1.2	1-	mV/°C
Peak Output Current (T _J = 25 ^o C)	10		700	-	mA

DEFINITIONS

Line Regulation — The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

Load Regulation — The change in output voltage for a change in load current at constant chip temperature.

Maximum Power Dissipation — The maximum total device dissipation for which the regulator will operate within specifications. Input Bias Current - That part of the input current that is not delivered to the load.

Output Noise Voltage — The rms ac voltage at the output, with constant load and no input ripple, measured over a specified frequency range.

Long Term Stability — Output voltage stability under accelerated life test conditions with the maximum rated voltage listed in the devices' electrical characteristics and maximum power dissipation.

TYPICAL PERFORMANCE CURVES

FIGURE 1 - WORST CASE POWER DISSIPATION versus AMBIENT TEMPERATURE TO-220 (CASE 313)




FIGURE 2 - WORST CASE POWER DISSIPATION versus AMBIENT TEMPERATURE




FIGURE 3 - PEAK OUTPUT CURRENT AS A FUNCTION OF





FIGURE 4 - RIPPLE REJECTION AS A FUNCTION



APPLICATIONS INFORMATION


Design Considerations

The MC78M00C Series of fixed voltage regulators are designed with Thermal Overload Protection that shuts down the circuit when subjected to an excessive power overload condition, Internal Short-Circuit Protection that limits the maximum current the circuit will pass, and Output Transistor Safe-Area Compensation that reduces the output short-circuit current as the voltage across the pass transistor is increased.

In many low current applications, compensation capacitors are not required. However, it is recommended that the regulator input be bypassed with a capacitor if the regulator is connected

to the power supply filter with long wire lengths, or if the output load capacitance is large. An input bypass capacitor should be selected to provide good high-frequency characteristics to insure stable operation under all load conditions. A 0.33 μF or larger tantalum, mylar, or other capacitor having low internal impedance at high frequencies should be chosen. The bypass capacitor should be mounted with the shortest possible leads directly across the regulators input terminals. Normally good construction techniques should be used to minimize ground loops and lead resistance drops since the regulator has no external sense lead.

FIGURE 5 - CURRENT REGULATOR




The MC7800C regulators can also be used as a current source when connected as above. In order to minimize dissipation the MC7805C is chosen in this application. Resistor R determines the current as follows:

$$I_Q = \frac{5 \text{ V}}{R} + I_Q$$

IQ = 1.5 mA over line and load changes

For example, a 500 mA current source would require R to be a 10-ohm, 10-W resistor and the output voltage compliance would be the input voltage less 7 volts.


FIGURE 6 - ADJUSTABLE OUTPUT REGULATOR



 V_{O} , 7.0 V to 20 V $V_{IN} - V_{O} \ge 2.0 \text{ V}$

The addition of an operational amplifier allows adjustment to higher or intermediate values while retaining regulation characteristics. The minimum voltage obtainable with this arrangement is 2.0 volts greater than the regulator voltage.


FIGURE 7 - CURRENT BOOST REGULATOR



XX = 2 digits of type number indicating voltage

The MC78M00C series can be current boosted with a PNP transistor. The MJ2955 provides current to 5.0 amperes. Resistor R in conjunction with the V_{BE} of the PNP determines when the pass transistor begins conducting; this circuit is not short-circuit proof. Input-output differential voltage minimum is increased by V_{BE} of the pass transistor.

FIGURE 8 - SHORT-CIRCUIT PROTECTION



XX = 2 digits of type number indicating voltage.

The circuit of Figure 7 can be modified to provide supply protection against short circuits by adding a short-circuit sense resistor, $R_{\rm SC}$, and an additional PNP transistor. The current sensing PNP must be able to handle the short-circuit current of the three-terminal regulator. Therefore, a two-ampere plastic power transistor is specified.



Specifications and Applications Information

THREE-AMPERE POSITIVE VOLTAGE REGULATORS

This family of fixed voltage regulators are monolithic integrated circuits capable of driving loads in excess of 3.0 amperes. These three-terminal regulators employ internal current limiting, thermal shutdown, and safe-area compensation. Devices are available with improved specifications, including a 2% output voltage tolerance, on A-suffix 5.0, 12 and 15 volt device types.

Although designed primarily as a fixed voltage regulator, these devices can be used with external components to obtain adjustable voltages and currents. This series of devices can be used with a series-pass transistor to supply up to 15 amperes at the nominal output voltage.

- Output Current in Excess of 3.0 Amperes
- Power Dissipation: 30 W (K-Suffix), 25 W (T-Suffix)
- No External Components Required
- Output Voltage Offered in 2% and 4% Tolerance*
- Thermal Regulation is Specified
- Internal Thermal Overload Protection
- Internal Short-Circuit Current Limiting
- Output Transistor Safe-Area Compensation

MAXIMUM RATINGS (TA = +25°C unless otherwise noted.)

Rating	Symbol	Value	Unit	
Input Voltage (5.0 V-12 V) (15 V-24 V)	Vin	35 40	Vdc	
Power Dissipation and Thermal Characteristics Plastic Package (Note 2)	martinim Franti suras	to might — a 9 off sales Th garay 0.5	or A s	
T _A = +25°C Thermal Resistance, Junction to Air T _C = +25°C	PD R ₀ JA PD	Internally Limited 65 Internally Limited	°C/W	
Thermal Resistance, Junction to Case Metal Package (Note 2)	R _θ JC	2.5	°C/W	
T _A = +25°C Thermal Resistance, Junction to Air T _C = +25°C	PD R _Ø JA PD	Internally Limited 35 Internally Limited	°C/W	
Thermal Resistance, Junction to Case Storage Junction Temperature Range	R _θ JC	2.5 65 to +150	°C/W	
Operating Junction Temperature Range MC78T00, A MC78T00C, AC	TJ	-55 to +150 0 to +125	°C	


ORDERING INFORMATION

Device Output Voltage Tolerance						
MC78TXXK MC78TXXAK	4% 2%*	-55 to +150°C	Metal Power			
MC78TXXCK MC78TXXACK	4% 2%*	0 to +125°C	Sels marine a			
MC78TXXCT MC78TXXACT	4% 2%*	balloup a soreis	Plastic Power			


MC78T00 Series

THREE-AMPERE POSITIVE FIXED VOLTAGE REGULATORS

SILICON MONOLITHIC INTEGRATED CIRCUIT







A common ground is required between the input and the output voltages. The input voltage must remain typically 2.2 V above the output voltage even during the low point on the input ripple voltage.

- XX = these two digits of the type number indicate voltage.
- E Cin is required if regulator is located an appreciable distance from power supply filter. (See Applications Information for details).
- ** = C_O is not needed for stability; however, it does improve transient response.

TYPE NO./VOLTAGE								
MC78T05	5.0 Volts	MC78T15	15 Volts					
MC78T06	6.0 Volts	MC78T18	18 Volts					
MC78T08	8.0 Volts	MC78T24	24 Volts					
MC78T12	12 Volts							

DS9587

MC78T05, A, AC, C

ELECTRICAL CHARACTERISTICS (V_{in} = 10 V, I_{O} = 3.0 A, T_{J} = T_{low} to T_{high} [Note 1], $P_{O} \le P_{max}$ [Note 2], unless otherwise noted).

MC78T08, C				M	C78T05	A, AC	1	MC78T0	5, C	Hain
Characterist	iiC		Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage $ (5.0 \text{ mA} \leqslant I_{\hbox{\scriptsize 0}} \leqslant 3.0 \text{ A, T}_{\hbox{\scriptsize J}} = +25^{\circ}\text{C}) \\ (5.0 \text{ mA} \leqslant I_{\hbox{\scriptsize 0}} \leqslant 3.0 \text{ A;} \\ 5.0 \text{ mA} \leqslant I_{\hbox{\scriptsize 0}} \leqslant 2.0 \text{ A, 7.3 Vdc} \leqslant V_{\hbox{\scriptsize II}} $	n ≤ 20 Vdc)	634	v _o	4.9 4.8	5.0 5.0	5.1 5.2	4.8 4.75	5.0 5.0	5.2 5.25	Vdc
Line Regulation (Note 3) $ (7.2 \text{ Vdc} \leqslant \text{V}_{in} \leqslant 35 \text{ Vdc}, \text{ I}_{O} = 5.0 \text{ m} \\ 7.2 \text{ Vdc} \leqslant \text{V}_{in} \leqslant 35 \text{ Vdc}, \text{ I}_{O} = 1.0 \text{ A}, \\ 7.5 \text{ Vdc} \leqslant \text{V}_{in} \leqslant 20 \text{ Vdc}, \text{ I}_{O} = 2.0 \text{ A}; \\ 8.0 \text{ Vdc} \leqslant \text{V}_{in} \leqslant 12 \text{ Vdc}, \text{ I}_{O} = 3.0 \text{ A}; \\ \end{cases} $	T _J = +25°C		Regline	:5*	3.0	10	10 = 10 = 10 = 10 = 2 = 2 = 2	3.0	25	mV
Load Regulation (Note 3) $(5.0 \text{ mA} \le I_O \le 3.0 \text{ A, T}_J = +25^{\circ}\text{C})$ $(5.0 \text{ mA} \le I_O \le 3.0 \text{ A})$		hnoiles	Regload	-	10 15	25 50	J -25	10 15	30 80	mV
Thermal Regulation (Pulse = 10 mS, P = 20 W, T _A = +25	°C)	Reginaria	Reg _{therm}	-	0.001	0.01	-AT N	0.002	0.03	%V0/W
Quiescent Current (5.0 mA \leq I _O \leq 3.0 A, T _J = +25°C) (5.0 mA \leq I _O \leq 3.0 A)		gt.	1 _B	=	3.5 4.0	5.0	es- u	3.5 4.0	5.0 6.0	mA
Quiescent Current Change (7.2 Vdc \leq V _{in} \leq 35 Vdc, I _O = 5.0 m 7.5 Vdc \leq V _{in} \leq 20 Vdc, I _O = 2.0 A; 5.0 mA \leq I _O \leq 3.0 A)		5°C;	7ΙΒ	:3*	0.1	0.5	e	0.1	0.8	mA
Ripple Rejection (8.0 Vdc ≤ V _{in} ≤ 18 Vdc, f = 120 Hz	, I _O = 2.0 A	99	RR	68	75	of all 0	65	75	ni - in	dB
Dropout Voltage (IO = 3.0 A, TJ = +25	°C)	: 0V-mV	V _{in} -V _O	-	2.2	2.5	F A	2.2	2.5	Vdc
Output Noise Voltage (10 Hz \leq f \leq 100 kHz, TJ = +25°C)			VN	-	10	(3	- 25	10	10\ 41 21 - 1 -	μV/VO
Output Resistance (f = 1.0 kHz)		O.A.	RO	-	2.0	-	(4)	2.0	311 12	mΩ
Short Circuit Current Limit (V _{in} = 35 Vdc, T _J = +25°C)		os!	Isc	-	1.5	2.5	- 1	1.5	2.5	A
Peak Output Current (T _J = +25°C)		North E	I _{max}	-	5.0	-	019464	5.0	100-200	A
Average Temperature Coefficient of Output Voltage (I _O = 5.0 mA) MC78T05, MC78T05A MC78T05AC, C		OVOT	TCV ₀	=	0.2	1.0	Am 0.8	0.2	1.0	mV/°C

Note 1. T_{low} = -55°C for MC78TXX, A = 0°C for MC78TXXC, AC

Thigh = +150°C for MC78TXX, A = +125°C for MC78TXXC, AC

Note 2. Although power dissipation is internally limited, specifications apply only for $P_0 \le P_{max}$ $P_{max} = 30$ W for K(TO-3) package $P_{max} = 25$ W for T(TO-220) package.

Note 3. Line and load regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

MC78T06, C

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{in} = 11 \ V, \ I_{0} = 3.0 \ A, \ T_{J} = T_{low} \ to \ T_{high} \ [Note 1], \ P_{O} \leqslant P_{max} \ [Note 2], \ unless \ otherwise \ noted)$

MC78705A, AC MC78706, C		0		MC78T06, C		11-14
Characteristic Characteristic	Symbol .	Symbol	Min	Тур	Max	Unit
Output Voltage $ (5.0 \text{ mA} \leqslant I_0 \leqslant 3.0 \text{ A, T}_J = +25^{\circ}\text{C}) \\ (5.0 \text{ mA} \leqslant I_0 \leqslant 3.0 \text{ A;} \\ 5.0 \text{ mA} \leqslant I_0 \leqslant 2.0 \text{ A, 8.3 Vdc} \leqslant V_{in} \leqslant 21 \text{ Vdc}) $	oV	V _O	5.75 5.7		6.25 6.3	Am O.Es
Line Regulation (Note 3) $ (8.25 \text{ Vdc} \leqslant V_{in} \leqslant 35 \text{ Vdc}, \text{ I}_{O} = 5.0 \text{ mA}, \text{ T}_{J} = +25^{\circ}\text{C}; \\ 8.25 \text{ Vdc} \leqslant V_{in} \leqslant 35 \text{ Vdc}, \text{ I}_{O} = 1.0 \text{ A}, \text{ T}_{J} = +25^{\circ}\text{C}; \\ 8.6 \text{ Vdc} \leqslant V_{in} \leqslant 21 \text{ Vdc}, \text{ I}_{O} = 2.0 \text{ A}; \\ 9.0 \text{ Vdc} \leqslant V_{in} \leqslant 13 \text{ Vdc}, \text{ I}_{O} = 3.0 \text{ A}) $	Regne	Regline		4.0	< V _{in} < 31 € V _{in} < 38 € V _{in} < 20	7.2 Vac
Load Regulation (Note 3) $ (5.0 \text{ mA} \leqslant I_Q \leqslant 3.0 \text{ A, T}_J = +25^{\circ}\text{C}) \\ (5.0 \text{ mA} \leqslant I_Q \leqslant 3.0 \text{ A}) $	baciyes	Regload	= 1	10 15	30	
Thermal Regulation (Pulse = 10 mS, P = 20 W, T _A = +25°C)	mana94	Reg _{therm}	(0/48)	0.002	0.03	%V ₀ /W
Quiescent Current (5.0 mA \leq I _O \leq 3.0 A, T _J = +25°C) (5.0 mA \leq I _O \leq 3.0 A)	Ø)	IB	-	3.5	5.0 6.0	Am (0:8)
Quiescent Current Change (8.25 Vdc \leq V _{in} \leq 35 Vdc, I _O = 5.0 mA, T _J = +25°C; 8.6 Vdc \leq V _{in} \leq 21 Vdc, I _O = 2.0 A; . 5.0 mA \leq I _O \leq 3.0 A)	git	7IB		0.1		(2.2 Visc
Ripple Rejection (9.0 Vdc \leq V _{in} \leq 19 Vdc, f = 120 Hz, I _O = 2.0 A)	RA	RR	63	73	#okon V ≥ n V ≥	dB
Dropout Voltage (IO = 3.0 A, T _J = +25°C)	OV-siV	V _{in} -V _O	-0%	2.2	2.5	Vdc
Output Noise Voltage (10 Hz \leq f \leq 100 kHz, T _J = +25°C)	МA	VN	-	10	ogari el / oa Li 001-a 1	μν/νο
Output Resistance (f = 1.0 kHz)	OR	RO	-	2.0	t) ob es ded	mΩ
Short Circuit Current Limit (V _{in} = 35 Vdc, T _J = +25°C)	180	Isc	-	1.5	2.5	A
Peak Output Current (T _J = +25°C)	ionni.	I _{max}	-	5.0	Daniel Tra	MOA
Average Temperature Coefficient of Output Voltage (I _O = 5.0 mA) MC78T06 MC78T06C	TOVOT	TCVO	=	0.3	1.2	of Gutpu

Note 1. T_{low} = -55°C for MC78TXX, A = 0°C for MC78TXXC, AC Thigh = +150°C for MC78TXXC, AC = +125°C for MC78TXXC, AC

Note 2. Although power dissipation is internally limited, specifications apply only for $P_0 \le P_{max}$ P_{max} = 30 W for K(TO-3) package P_{max} = 25 W for T(TO-220) package.

Note 3. Line and load regulation are specified at constant junction temperature. Changes in V_{Q} due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

MC78T08, C

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{in} = 14 \ V, I_0 = 3.0 \ A, T_J = T_{low} \ to \ T_{high} [Note 1], P_0 \leqslant P_{max} [Note 2], unless otherwise noted).$

Characteristic	to do not do			MC78T08, C		11-14
Characteristic Characteristic	Symbol	Symbol	Min	Тур	Max	Unit
Output Voltage (5.0 mA \leq I $_{O} \leq$ 3.0 A, T $_{J}$ = +25°C) (5.0 mA \leq I $_{O} \leq$ 3.0 A, 5.0 mA \leq I $_{O} \leq$ 2.0 A, 10.4 Vdc \leq V $_{in} \leq$ 23 Vdc)	ov.	v _o	7.7 7.6	8.0 8.0	8.3 8.4	Vdc
Line Regulation (Note 3) $ (10.3 \text{ Vdc} \leqslant V_{in} \leqslant 35 \text{ Vdc}, \ I_O = 5.0 \text{ mA}, \ T_J = +25^{\circ}\text{C}; \\ 10.3 \text{ Vdc} \leqslant V_{in} \leqslant 35 \text{ Vdc}, \ I_O = 1.0 \text{ A}, \ T_J = +25^{\circ}\text{C}; \\ 10.7 \text{ Vdc} \leqslant V_{in} \leqslant 23 \text{ Vdc}, \ I_O = 2.0 \text{ A}; \\ 11 \text{ Vdc} \leqslant V_{in} \leqslant 17 \text{ Vdc}, \ I_O = 3.0 \text{ A}) $	entDis	Regline	mA, T _J = +2 A, T _J = +2 A,	4.0	35	mV
Load Regulation (Note 3) (5.0 mA \leq IO \leq 3.0 A, T _J = +25°C) (5.0 mA \leq IO \leq 3.0 A)	bealter	Regload	=	10	30 80	mV
Thermal Regulation (Pulse = 10 mS, P = 20 W, T _A = +25°C)	madia	Regtherm	(019	0.002	0.03	%V ₀ /W
Quiescent Current (5.0 mA \leq IO \leq 3.0 A, TJ = +25°C) (5.0 mA \leq IO \leq 3.0 A)	81	lΒ	=	3.5 4.0	5.0 6.0	mA
Quiescent Current Change (10.3 Vdc \leq V _{in} \leq 35 Vdc, I _O = 5.0 mA, T _J = +25°C; 10.7 Vdc \leq V _{in} \leq 23 Vdc, I _O = 2.0 A; 5.0 mA \leq I _O \leq 3.0 A)	glE	7 ₁ B	en T _A = +2	0.1	0.8	mA
Ripple Rejection (11 Vdc \leq V _{in} \leq 21 Vdc, f = 120 Hz, I _O = 2.0 A)	15011	RR	61	71	1108- V _{IR} 6 28	dB
Dropout Voltage (I _O = 3.0 A, T _J = +25°C)	OV-niV	V _{in} -V _O	- 104	2.2	2.5	Vdc
Output Noise Voltage (10 Hz ≤ f ≤ 100 kHz, T _J = +25°C)	84	VN	-	10	ega LaV es en correr	μν/νο
Output Resistance (f = 1.0 kHz)	n n	RO	_	2.0	e 1) === 0.2	mΩ
Short Circuit Current Limit (V _{in} = 35 Vdc, T _J = +25°C)	lse.	Isc	-	1.5	2.5	А
Peak Output Current (T _J = +25°C)	lmax.	I _{max}	-	5.0	1108=101	A
Average Temperature Coefficient of Output Voltage (I _O = 5.0 mA) MC78T08 MC78T08C	OV2T	TCV _O	=	0.3 0.3	1.6	mV/°C

Note 1. T_{low} = -55°C for MC78TXX, A = 0°C for MC78TXXC, AC = +125°C for MC78TXXC, AC

Note 3. Line and load regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

Note 2. Although power dissipation is internally limited, specifications apply only for $P_0 \leqslant P_{max}$ P_{max} = 30 W for K(TO-3) package P_{max} = 25 W for T(TO-220) package.

MC78T12, A, AC, C

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{in} = 19 \ V, \ I_{O} = 3.0 \ A, \ T_{J} = T_{low} \ to \ T_{high} [Note \ 1], \ P_{O} \leqslant P_{max} [Note \ 2], \ unless \ otherwise \ noted).$

PACTATOR C		Symbol	C	M	C78T12	A, AC	1	MC78T1	2, C	
Characteristic	nil(I		Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage $ (5.0 \text{ mA} \leqslant I_O \leqslant 3.0 \text{ A, T}_J = +25^{\circ}\text{C}) \\ (5.0 \text{ mA} \leqslant I_O \leqslant 3.0 \text{ A;} \\ 5.0 \text{ mA} \leqslant I_O \leqslant 2.0 \text{ A, 14.5 Vdc} \leqslant V_{in} $	≤ 27 Vdc)	oV	Vo	11.75 11.5	12 12	12.25 12.5	11.5 11.4	12 12	12.5 12.6	Vdc
	T _J = +25°C;	Heinn	Regline	3	6.0	18 A = 0 :	- ol a	6.0	45	mV
Load Regulation (Note 3) (5.0 mA \leq I _O \leq 3.0 A, T _J = +25°C) (5.0 mA \leq I _O \leq 3.0 A)	- 6	sofe a Fi	Regload	-	10 15	25 50	83-11	10 15	30 80	mV
Thermal Regulation (Pulse = 10 mS, P = 20 W, T _A = +25°C	C)	ediçê!	Reg _{therm}	-	0.001	0.01	- FATA	0.002	0.03	%V ₀ /W
Quiescent Current (5.0 mA \leq I _O \leq 3.0 A, T _J = +25°C) (5.0 mA \leq I _O \leq 3.0 A)		BI	IB	=	3.5 4.0	5.0 6.0	8 - 4 ₁	3.5 4.0	5.0 6.0	mA
Quiescent Current Change (14.5 Vdc \leqslant V $_{in}$ \leqslant 35 Vdc, I $_{O}$ = 5.0 m 14.9 Vdc \leqslant V $_{in}$ \leqslant 27 Vdc, I $_{O}$ = 2.0 A; 5.0 mA \leqslant I $_{O}$ \leqslant 3.0 A)	A, T _J = +25°C;	BIA	ΔIB	.00	0.1	0.5	- ol a	0.1	0.8	mA
Ripple Rejection (15 Vdc \leq V _{in} \leq 25 Vdc, f = 120 Hz, I ₀	o = 2.0 A)	RB	RR	61	67	FOL SH	57	67	n im les F _m V >	dB
Dropout Voltage (IO = 3.0 A, TJ = +25°C	()	V-aV	V _{in} -V _O	-	2.2	2.5	-	2.2	2.5	Vdc
Output Noise Voltage (10 Hz \leq f \leq 100 kHz, T _J = +25°C)	- 1	MA	VN	-	10	- 13	ASF A	10	ilo Trea	μν/νο
Output Resistance (f = 1.0 kHz)		DR.	RO	-	2.0	-	THE	2.0	or was	mΩ
Short Circuit Current Limit (V _{in} = 35 Vdc, T _J = +25°C)		1sc	Isc	-	1.5	2.5	- 0	1.5	2.5	A
Peak Output Current (T _J = +25°C)		Kamil .	I _{max}	-	5.0	-	+2.0T C)	5.0	nu - Je	A
Average Temperature Coefficient of Output Voltage (I _O = 5.0 mA) MC78T12, MC78T12A MC78T12AC, MC7812C		TCVO	TCVO	_	0.5 0.5	2.4	Act 0.3	0.5 0.5	2.4	mV/°C

Note 1. T_{low} = -55°C for MC78TXX, A = 0°C for MC78TXXC, AC T_{high} = +150°C for MC78TXX, A = +125°C for MC78TXXC, AC

Note 2. Although power dissipation is internally limited, specifications apply only for $P_0 \le P_{max}$ = 30 W for K(TO-3) package $P_{max} = 25$ W for T(TO-220) package.

Note 3. Line and load regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

MC78T15, A, AC, C

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{in} = 23 \ V, \ I_{O} = 3.0 \ A, \ T_{J} = T_{low} \ to \ T_{high} \ [Note 1], \ P_{O} \leqslant P_{max} \ [Note 2], \ unless \ otherwise \ noted).$

NCZBTIS. C			M	C78T15	A, AC	N	AC78T1	5, C	
Characteristic	Mindel	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
15.0 1117 2 10 2 5.0 4, 13	€ 30 Vdc)	Vo	14.7	15 15	15.3 15.6	14.4 14.25	15 15	15.6 15.75	Vdc
Line Regulation (Note 3) (17.6 Vdc \leq V _{in} \leq 40 Vdc, I _O = 5.0 mA 17.6 Vdc \leq V _{in} \leq 40 Vdc, I _O = 1.0 A, T 18 Vdc \leq V _{in} \leq 30 Vdc, I _O = 2.0 A; 20 Vdc \leq V _{in} \leq 26 Vdc, I _O = 3.0 A)		Regline	- 3'	7.5	22 Am 0 A 0	* DI -	7.5	55	mV
Load Regulation (Note 3) $(5.0 \text{ mA} \le I_O \le 3.0 \text{ A}, T_J = +25^{\circ}\text{C})$ $(5.0 \text{ mA} \le I_O \le 3.0 \text{ A})$	Banipali	Regload	_	10 15	25 50	504 × 1	10 15	30 80	mV
Thermal Regulation (Pulse = 10 mS, P = 20 W, T _A = +25°C)	miserial a	Reg _{therm}	-	0.001	0.01	- ATA	0.002	0.03	%V ₀ /W
Quiescent Current (5.0 mA \leq I _O \leq 3.0 A, T _J = +25°C) (5.0 mA \leq I _O \leq 3.0 A)	- B	ΙB	=	3.5 4.0	5.0 6.0	25-1	3.5	5.0 6.0	mA
Quiescent Current Change (17.6 Vdc \leq V _{in} \leq 40 Vdc, I _O = 5.0 mA 18 Vdc \approx V _{in} \leq 30 Vdc, I _O = 2.0 A; 5.0 mA \leq I _O \leq 3 0 A)	, T _J = +25°C;	7 _l B	-,0	0.1	0.5	= pl.a l= pl.a	0.1	0.8	mA
Ripple Rejection (18.5 Vdc ≤ V _{in} ≤ 28.5 Vdc, f = 120 Hz	, I _O = 2.0 A)	RR	60	65	= g(.sH	55	65	n a lso	dB
Dropout Voltage ($I_0 = 3.0 \text{ A}, T_J = +25^{\circ}\text{C}$)	- OV mil	V _{in} -V _O	_	2.2	2.5	47.7	2.2	2.5	Vdc
Output Noise Voltage (10 Hz ≤ f ≤ 100 kHz, TJ = +25°C)	- av	VN	-	10	-	-+251	10	do V sa-	μν/νο
Output Resistance (f = 1.0 kHz)	- OR	RO	_	2.0	_	2410	2.0	on-ne	mΩ
Short Circuit Current Limit (V _{in} = 40 Vdc, T _J = +25°C)	- Jae ¹	Isc	-	1.0	2.0	-	1.0	2.0	A
Peak Output Current (T _J = +25°C)	- acert	I _{max}	-	5.0	_	(002C+	5.0	mic In	A
Average Temperature Coefficient of Output Voltage (I _O = 5.0 mA) MC78T15, MC78T15A MC78T15AC, MC7815C	ovat -	TCVO	=	0.6 0.6	3.0	toraceiti (Am Q	0.6	3.0	mV/°C

Note 1. T_{low} = -55°C for MC78TXX, A = 0°C for MC78TXXC, AC

T_{high} = +150°C for MC78TXX, A = +125°C for MC78TXXC, AC

Note 3 Line and load regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

Note 2 Although power dissipation is internally limited, specifications apply only for P_O \leq P_{max} = 90 W for K(TO-3) package P_{max} = 25 W for T(TO-220) package.

MC78T18, C

ELECTRICAL CHARACTERISTICS (V_{in} = 27 V, I_{O} = 3.0 A, T_{J} = T_{low} to T_{high} (Note 1), $P_{O} \le P_{max}$ (Note 2), unless otherwise noted).

TEA. AC MOZETIE. C					MC78T18, C		
Characteristic		Symbol	Symbol	Min	Тур	Max	Unit
,,	Vdc)	OV	v _O	17.3 17.1	18 18	18.7	Vdc
Line Regulation (Note 3) $ (20.7 \ \ Vdc \leqslant V_{in} \leqslant 40 \ \ Vdc, \ I_{O} = 5.0 \ \ mA, \ T_{J} = 20.7 \ \ Vdc \leqslant V_{in} \leqslant 40 \ \ Vdc, \ I_{O} = 1.0 \ \ A, \ T_{J} = + 21.2 \ \ Vdc \leqslant V_{in} \leqslant 33 \ \ \ Vdc, \ \ I_{O} = 2.0 \ \ A; $ $ 24 \ \ \ Vdc \leqslant V_{in} \leqslant 30 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $		anilas.	Regline	FritAnd	9.0	80	mV
	ot –	bşof874	Regload	_	10 15	30 80	mV
Thermal Regulation (Pulse = 10 mS, P = 20 W, T _A = +25°C)	90.0	19rherm	Regtherm	(3/8)	0.002	0.03	%V ₀ /W
	38	al	lΒ	_	3.5 4.0	5.0 6.0	mA
Quiescent Current Change (20.7 Vdc \leq V _{in} \leq 40 Vdc, I _O = 5.0 mA, T _J = 21.2 Vdc \leq V _{in} \leq 33 Vdc, I _O = 2.0 A; 5.0 mA \leq I _O \leq 3.0 A)	= +25°C;	gić.	71B	E≠ = (T.Amil	0.1	0.8	mA
Ripple Rejection (22 Vdc \leq V _{in} \leq 32 Vdc, f = 120 Hz, I _O = 2.0) A)	ER	RR	54	64		dB
Dropout Voltage (IO = 3.0 A, TJ = +25°C)	- 2.2	O.V.m.V	V _{in} -V _O	- (0%)	2.2	2.5	Vdc
Output Noise Voltage (10 Hz \leq f \leq 100 kHz, T _J = +25°C)	30	Visi	VN	-	10	age#-V s rox con	μV/V ₀
Output Resistance (f = 1.0 kHz)	- 20	180	RO	-	2.0	= 11 e= ma	mΩ
Short Circuit Current Limit (Vin = 40 Vdc, T _J = +25°C)	- 1.6	38)	Isc	-	1.0	2.0	A
Peak Output Current (T _J = +25°C)	. s.o	xmm1	I _{max}	-	5.0	i dinami (i) i	A
	0.0	TCVO	TCVO	_	0.7	3.6	mV/°C

Note 1. T_{low} = -55°C for MC78TXX, A = 0°C for MC78TXXC, AC

Thigh = +150°C for MC78TXX, A = +125°C for MC78TXXC, AC

Note 3. Line and load regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

Note 2. Although power dissipation is internally limited, specifications apply only for P $_0 \le P_{max} = 25$ W for K(TO-3) package $P_{max} = 25$ W for T(TO-220) package.

MC78T24, C

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{in} = 33 \ V, I_{0} = 3.0 \ A, T_{J} = T_{low} \ to \ T_{high} \ [Note 1], P_{0} \leqslant P_{max} \ [Note 2], unless otherwise noted).$


	0	MC78T24, C			
Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage $(5.0 \text{ mA} \le I_O \le 3.0 \text{ A, T}_J = +25^{\circ}\text{C})$ $(5.0 \text{ mA} \le I_O \le 3.0 \text{ A;}$ $5.0 \text{ mA} \le I_O \le 2.0 \text{ A, } 27.3 \text{ Vdc} \le V_{\text{in}} \le 39 \text{ Vdc})$	Vo	23 22.8	24 24	25 25.2	Vdc
Line Regulation (Note 3) (27 Vdc \leqslant V $_{in}$ \leqslant 40 Vdc, I $_{O}$ = 5.0 mA, T $_{J}$ = +25°C; 27 Vdc \leqslant V $_{in}$ \leqslant 40 Vdc, I $_{O}$ = 1.0 A, T $_{J}$ = +25°C; 27.5 Vdc \leqslant V $_{in}$ \leqslant 39 Vdc, I $_{O}$ = 2.0 A; 30 Vdc \leqslant V $_{in}$ \leqslant 36 Vdc, I $_{O}$ = 3.0 A)	Regline	100 mm	12	90	mV
Load Regulation (Note 3) (5.0 mA \leq IO \leq 3.0 A, TJ = +25°C) (5.0 mA \leq IO \leq 3.0 A)	Regload	=	10 15	30 80	mV
Thermal Regulation (Pulse = 10 mS, P = 20 W, T _A = +25°C)	Regtherm	-	0.002	0.03	%V ₀ /W
Quiescent Current (5.0 mA \leq IO \leq 3.0 A, TJ = +25°C) (5.0 mA \leq IO \leq 3.0 A)	IB	4=	3.5 4.0	5.0 6.0	mA
Quiescent Current Change (27 Vdc \leqslant V $_{in}$ \leqslant 40 Vdc, I $_{O}$ = 5.0 mA, T $_{J}$ = +25°C; 27.5 Vdc \leqslant V $_{in}$ \leqslant 39 Vdc, I $_{O}$ = 2.0 A; 5.0 mA \leqslant I $_{O}$ \leqslant 3.0 A)	ΣIB	-	0.1	0.8	mA
Ripple Rejection (28 Vdc \leq Vin \leq 38 Vdc, f = 120 Hz, I _O = 2.0 A)	RR	51	61	X	dB
Dropout Voltage (I _O = 3.0 A, T _J = +25°C)	V _{in} -V _O	-	2.2	2.5	Vdc
Output Noise Voltage (10 Hz \leqslant f \leqslant 100 kHz, T _J = +25°C)	VN	1	10	-	μV/V0
Output Resistance (f = 1.0 kHz)	RO	-	2.0		mΩ
Short Circuit Current Limit (V _{in} = 40 Vdc, T _J = +25°C)	Isc	1 -	1.0	2.0	А
Peak Output Current (T _J = +25°C)	I _{max}		5.0	-	A
Average Temperature Coefficient of Output Voltage (I _O = 5.0 mA) MC78T24 MC78T24C	TCVO		1.0	4.8	mV/°C

Note 1. T_{low} = -55°C for MC78TXX, A = 0°C for MC78TXXC, AC

T_{high} = +150°C for MC78TXX, A = +125°C for MC78TXXC, AC

Note 2. Although power dissipation is internally limited, specifications apply only for $P_0 \leqslant P_{max} = P_{max} = 20$ W for K(TO-3) package $P_{max} = 25$ W for T(TO-220) package.

Note 3. Line and load regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.



MC78T00 Saries

VOLTAGE REGULATOR PERFORMANCE


The performance of a voltage regulator is specified by its immunity to changes in load, input voltage, power dissipation, and temperature. Line and load regulation are tested with a pulse of short duration (< 100 μ s) and are strictly a function of electrical gain. However: pulse widths of longer duration (> 1.0 ms) are sufficient to affect temperature gradients across the die. These temperature gradients can cause a change in the output voltage, in addition to changes caused by line and load regulation. Longer pulse widths and thermal gradients make it desirable to specify thermal regulation.

Thermal regulation is defined as the change in output voltage caused by a change in dissipated power for a specified time, and is expressed as a percentage output voltage change per watt. The

change in dissipated power can be caused by a change in either the input voltage or the load current. Thermal regulation is a function of I.C. layout and die attach techniques, and usually occurs within 10 ms of a change in power dissipation. After 10 ms, additional changes in the output voltage are due to the temperature coefficient of the device.

Figure 1 shows the line and thermal regulation response of a typical MC78T05A to a 20 watt input pulse. The variation of the output voltage due to line regulation is labeled ① and the thermal regulation component is labeled ②. Figure 2 shows the load and thermal regulation response of a typical MC78T05A to a 20 watt load pulse. The output voltage variation due to load regulation is labeled ① and the thermal regulation component is labeled ②.

FIGURE 1 - LINE AND THERMAL REGULATION









FIGURE 2 - LOAD AND THERMAL REGULATION










FIGURE 5 - RIPPLE REJECTION versus FREQUENCY




FIGURE 6 — RIPPLE REJECTION versus




FIGURE 7 — QUIESCENT CURRENT versus




FIGURE 8 - QUIESCENT CURRENT versus




FIGURE 9 - DROPOUT VOLTAGE









FIGURE 10 - PEAK OUTPUT CURRENT














APPLICATIONS INFORMATION


Design Considerations

The MC78T00.A Series of fixed voltage regulators are designed with Thermal Overload Protection that shuts down the circuit when subjected to an excessive power overload condition, Internal Short-Circuit Protection that limits the maximum current the circuit will pass, and Output Transistor Safe-Area Compensation that reduces the output short-circuit current as the voltage across the pass transistor is increased.

In many low current applications, compensation capacitors are not required. However, it is recommended that the regulator input be bypassed with a capacitor if the regulator is connected to the power supply filter with

long wire lengths, or if the output load capacitance is large. An input bypass capacitor should be selected to provide good high-frequency characteristics to insure stable operation under all load conditions. A 0.33 $\mu{\rm F}$ or larger tantalum, mylar, or other capacitor having low internal impedance at high frequencies should be chosen. The bypass capacitor should be mounted with the shortest possible leads directly across the regulator's input terminals. Normally good construction techniques should be used to minimize ground loops and lead resistance drops since the regulator has no external sense lead.

FIGURE 16 - CURRENT REGULATOR




The MC78T05 regulator can also be used as a current source when connected as above. In order to minimize dissipation, the MC78T05 is chosen in this application. Resistor R determines the current as follows:

$$I_O = \frac{5 \text{ V}}{\text{R}} + I_B$$

 \triangle $I_{B}\cong0.7$ mA over line, load and temperature changes $I_{B}\cong3.5$ mA

For example, a 2-ampere current source would require R to be a 2.5 ohm, 15 W resistor and the output voltage compliance would be the input voltage less 7.5 volts.


FIGURE 17 - ADJUSTABLE OUTPUT REGULATOR



 V_0 , 8.0 V to 20 V $V_{in} - V_0 \ge 2.5 \text{ V}$

The addition of an operational amplifier allows adjustment to higher or intermediate values while retaining regulation characteristics. The minimum voltage obtainable with this arrangement is 3.0 volts greater than the regulator voltage.


FIGURE 18 — CURRENT BOOST REGULATOR



XX = 2 digits of type number indicating voltage.

The MC78T00, A series can be current boosted with a PNP transistor. The 2N4398 provides current to 15 amperes. Resistor R in conjunction with the VBE of the PNP determines when the pass transistor begins conducting; this circuit is not short-circuit proof. Input-output differential voltage minimum is increased by the VBE of the pass transistor.

FIGURE 19 — CURRENT BOOST WITH SHORT-CIRCUIT PROTECTION



XX = 2 digits of type number indicating voltage

The circuit of Figure 18 can be modified to provide supply protection against short circuits by adding a short-circuit sense resistor. R_{SC} , and an additional PNP transistor. The current sensing PNP must be able to handle the short-circuit current of the three-terminal regulator. Therefore, an eightampere power transistor is specified.



MC7900C SERIES THREE-TERMINAL NEGATIVE VOLTAGE REGULATORS

The MC7900C Series of fixed output negative voltage regulators are intended as complements to the popular MC7800C Series devices. These negative regulators are available in the same seven-voltage options as the MC7800C devices. In addition, two extra voltage options commonly employed in MECL systems are also available in the negative MC7900C Series.

Available in fixed output voltage options from -2.0 to -24 volts, these regulators employ current limiting, thermal shutdown, and safe-area compensation, — making them remarkably rugged under most operating conditions. With adequate heat-sinking they can deliver output currents in excess of 1.0 ampere.

- No External Components Required
- Internal Thermal Overload Protection
- Internal Short-Circuit Current Limiting
- Output Transistor Safe-Area Compensation
- Packaged in the Plastic Case 221A and Case 1 (TO-220 and Hermetic TO-3)

DEVICE TYPE/NOMINAL OUTPUT VOLTAGE

MC7902C - 2.0 Volts MC7905C - 5.0 Volts MC7905.2C - 5.2 Volts MC7906C - 6.0 Volts MC7908C - 8.0 Volts MC7912C - 12 Volts

MC7915C - 15 Volts MC7918C - 18 Volts MC7924C - 24 Volts


MC7900C Series

ACTROOC Series

THREE-TERMINAL NEGATIVE FIXED VOLTAGE REGULATORS



K SUFFIX METAL PACKAGE CASE 1 (TO-3 TYPE)




(

T SUFFIX PLASTIC PACKAGE CASE 221A

- Pin 1. Ground
- 2. Input 3. Output
- (Heatsink surface connected to Pin2)





A common ground is required between the input and the output voltages. The input voltage must remain typically 2.0 V more negative even during the high point on the input ripple voltage.

- XX = these two digits of the type number indicate voltage.
 - * = C_{in} is required if regulator is located an appreciable distance from power supply filter.
- ** = C_O improves stability and transient response.

DEVICE	TEMPERATURE RANGE	PACKAGE
мс79ххск	T _J = 0° C to +150° C	Metal Power
MC79XXCT	T _J = 0° C to +150° C	Plastic Power

MC7900C Series



Rating	2007	Symbol	Value	Unit
Input Voltage (2.0 V - 18 V) (24 V)	rsossiuper sentious	V _I	-35 -40	Vdc
Power Dissipation Plastic Package T _A = +25°C Derate above T _A = +25°C	DOC Series devices, amer severa voltage two extre voltage to a series voltage to a series to the contract of t	P_{D} 1/R $_{\theta}$ JA	Internally Limited 15.4	Watts mW/ ^O C
$T_C = +25^{\circ}C$ Derate above $T_C = +95^{\circ}C$ (See Figure 1)	n -2.0 to -24 voins, and strutdown, and	P _D 1/R _θ JC	Internally Limited 200	Watts mW/°C
Metal Package $T_A = +25^{\circ}C$ Derate above $T_A = +25^{\circ}C$	ably rugget ander	P _D 1/R _θ JA	Internally Limited 22.2	Watts mW/ ^O C
$T_C = +25^{\circ}C$ Derate above $T_C = +65^{\circ}C$		P _D 1/R _θ JC	Internally Limited 182	Watts mW/ ^O C
Storage Temperature Range		T _{stg}	-65 to +150	оС
Junction Temperature Range	7-1	TJ	0 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient — Plastic Package — Metal Package	$R_{\theta JA}$	65 45	°C/W
Thermal Resistance, Junction to Case — Plastic Package — Metal Package	R _θ JC	5.0 5.5	°C/W

MC7902C ELECTRICAL CHARACTERISTICS (V_{\parallel} = -10 V, I_{Q} = 500 mA, 0^{o} C <T $_{J}$ <+125 o C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	V _O	-1.92	-2.00	-2.08	Vdc
Line Regulation $(T_J = +25^{\circ}\text{C}, I_O = 100 \text{ mA})$	Regline		1/1	PA	mV
-7.0 Vdc ≥ V _I ≥ -25 Vdc		The Late	8.0	20	
$-8.0 \text{ Vdc} \ge v_1 \ge -12 \text{ Vdc}$ $(T_J = +25^{\circ}\text{C}, I_O = 500 \text{ mA})$		-	4.0	10	
-7.0 Vdc ≥ V ₁ ≥ -25 Vdc	3-01	-	18	40	
-8.0 Vdc ≥ V ₁ ≥-12 Vdc	1	-	8.0	20	
Load Regulation $T_J = +25^{\circ}\text{C}, 5.0 \text{ mA} \leqslant I_O \leqslant 1.5 \text{ A}$ 250 mA $\leqslant I_O \leqslant 750 \text{ mA}$	Regload	=	70 20	120 60	mV
Output Voltage -7.0 Vdc ≥ V ₁ ≥-20 Vdc, 5.0 mA ≤ I _O ≤ 1.0 A, P ≤ 15 W	V _O	-1.90	-	-2.10	Vdc
Input Bias Current (T _J = +25 ^o C)	IIB	-	4.3	8.0	mA
Input Bias Current Change -7.0 Vdc \geqslant V ₁ \geqslant -25 Vdc 5.0 mA \leqslant I ₀ \leqslant 1.5 A	△IB	-	-	1.3 0.5	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leq f \leq 100 kHz)	eon	-	40	-	μV
Long-Term Stability	ΔV _O /Δt			20	mV/1.0 k Hrs
Ripple Rejection (I _O = 20 mA, f = 120 Hz)	RR	MAY SULL	65	Wag-	dB
Input-Output Voltage Differential IO = 1.0 A, TJ = +25°C	V ₁ -V ₀	Hov 0 8 - 3	3.5	30 - 5 0 Va	Vdc
Average Temperature Coefficient of Output Voltage $I_O = 5.0 \text{ mA}, 0^{O}\text{C} \leqslant T_{A} \leqslant +125^{O}\text{C}$	△V _O /△T	-	-1.0	-	mV/°C

MC7905C ELECTRICAL CHARACTERISTICS ($V_1 = -10 \text{ V}$, $I_0 = 500 \text{ mA}$, $0^{\circ}\text{C} < T_J < +125^{\circ}\text{C}$, unless otherwise noted.)

Characteristic	- Montage	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	OV.	V _O	-4.8	-5.0	-5.2	Vdc
Line Regulation (T _{.I} = +25°C, I _O = 100 mA)	Bulliani	Regline		th.	n 001 - 0	mV
$-7.0 \text{ Vdc} \geqslant V_1 \geqslant -25 \text{ Vdc}$ $-8.0 \text{ Vdc} \geqslant V_1 \geqslant -12 \text{ Vdc}$			-	7.0 2.0	50 25	V < 50V 0.8-
$(T_J = +25^{\circ}C, I_O = 500 \text{ mA})$ -7.0 Vdc $\geqslant V_I \geqslant -25 \text{ Vdc}$ -8.0 Vdc $\geqslant V_I \geqslant -12 \text{ Vdc}$			-	35 8.0	100 50	V 5 20 V Q.B-
Load Regulation T $_J$ = +25 $^{\rm O}$ C, 5.0 mA \le I $_O$ \le 1.5 A 250 mA \le I $_O$ \le 750 mA	OHOLOGY	Regload	_	11 4.0	100 50	mV
Output Voltage $-7.0 \text{ Vdc} \geqslant \text{V}_1 \geqslant -20 \text{ Vdc}, 5.0 \text{ mA} \leqslant \text{I}_0 \leqslant 1.0 \text{ A}, \text{F}$	P ≤ 15 W	Vo	-4.75	> Am.0 8	-5.25	Vdc
Input Bias Current (T _J = +25°C)	817	IB		4.3	8.0	mA
Input Bias Current Change -7.0 Vdc \geqslant V _{in} \geqslant -25 Vdc 5.0 mA \leqslant I ₀ \leqslant 1.5 A	887	△IB	_	-	1.3 0.5	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leq f \leq 100 k	(Hz)	eon	W 5181	40	ATTEMA	μV
Long-Term Stability	1879/W	ΔV _O /Δt			20	mV/1.0 k Hrs
Ripple Rejection (I _O = 20 mA, f = 120 Hz)	HH	RR		70	105 (2011)	dB
Input-Output Voltage Differential IO = 1.0 A, TJ = +25°C	10,4-141	IVI-VOI		2.0	D.95 F	Vdc
Average Temperature Coefficient of Output Voltage $I_O = 5.0 \text{ mA}, 0^{\circ}\text{C} \leqslant T_A \leqslant +125^{\circ}\text{C}$	Teligiva	△V ₀ /△T	New York	-1.0	AT > 0°0	mV/°C

$\textbf{MC7905.2C ELECTRICAL CHARACTERISTICS} \ (\text{V}_{\text{I}} \ = -10 \ \text{V}, \text{I}_{\text{O}} = 500 \ \text{mA}, \ 0^{\text{O}} \text{C} < \text{T}_{\text{J}} < +125^{\text{O}} \text{C}, \text{ unless otherwise noted.})$

Characteristic		Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25 ^o C)	1. 0V	V _O	-5.0	-5.2	-5.4	Vdc
Line Regulation (T _J = +25°C, I _O = 100 mA)	aniRabi	Regline		(6	1001 100	mV
-7.2 Vdc ≥ V _I ≥ -25 Vdc -8.0 Vdc ≥ V _I ≥ -12 Vdc			= =	8.0 2.2	52 27	V Salav III-
$(T_J = +25^{\circ}C, I_O = 500 \text{ mA})$ -7.2 Vdc $\geqslant V_I \geqslant -25 \text{ Vdc}$ -8.0 Vdc $\geqslant V_I \geqslant -12 \text{ Vdc}$			Ξ	37 8.5	105 52	10 5 vide 3
Load Regulation $T_J = +25^{\circ}C$, 5.0 mA $\leqslant I_O \leqslant 1.5$ A 250 mA $\leqslant I_O \leqslant 750$ mA	hacilian	Regload	-	12 4.5	105 52	mV
Output Voltage -7.2 Vdc \geqslant V _I \geqslant -20 Vdc, 5.0 mA \leqslant I _O \leqslant 1.0 A, I	P ≤15 W	Vo	-4.94	Am 0.8 jpti	-5.46	Vdc
Input Bias Current (T _J = +25°C)	Lagit	IB		4.3	8.0	mA
Input Bias Current Change -7.2 Vdc \geqslant V _I \geqslant -25 Vdc 5.0 mA \leqslant I _O \leqslant 1.5 A	Bijg	△IB	=	- =	1.3 0.5	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leqslant f \leqslant 100	kHz)	eon	100r2 lp :	42	VIS Real	μV
Long-Term Stability	talova	ΔV _O /Δt		_	20	mV/1.0 k Hrs
Ripple Rejection (I _O = 20 mA, f = 120 Hz)	I AA	RR		68	m (85 ± 61)	dB
Input-Output Voltage Differential IO = 1.0 A, T _J = +25 ^o C	10V-1VI	IV _I -V _O I	-	2.0	10 <u>2</u> Diffu	Vdc
Average Temperature Coefficient of Output Voltage $I_O = 5.0 \text{ mA}, 0^{O}\text{C} \leqslant T_A \leqslant +125^{O}\text{C}$	TaloVa	△V ₀ /△T	egenov n	-1.0	AT 2000	mV/°C

MC7906C ELECTRICAL CHARACTERISTICS ($V_1 = -11 \text{ V, I}_O = 500 \text{ mA, } 0^{\circ}\text{C} < T_J < +125^{\circ}\text{C}$ unless otherwise noted.)

Characteristic		Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	AV	Vo	-5.75	-6.0	-6.25	Vdc
Line Regulation $(T_J = +25^{\circ}C, I_O = 100 \text{ mA})$	BONIES TO	Regline				mV
-8.0 Vdc ≥ V ₁ ≥ -25 Vdc			_	9.0	60	
-9.0 Vdc ≥ V ₁ ≥-13 Vdc			-	3.0	30	V < 55V 0.3-
$(T_J = +25^{\circ}C, I_O = 500 \text{ mA})$				43	120	DOESNIN TE
$-8.0 \text{ Vdc} \ge \text{V}_1 \ge -25 \text{ Vdc}$ $-9.0 \text{ Vdc} \ge \text{V}_1 \ge -13 \text{ Vdc}$				10	60	MICHBURG T-
		-		10	00	MECHEVOR-
Load Regulation		Regload		40	100	mV
$T_J = +25^{\circ}C$, 5.0 mA $\leq I_O \leq 1.5$ A 250 mA $\leq I_O \leq 750$ mA				13 5.0	120 60	B CORE NO. T
	1	-		3.0	Am (50)	of Amount
Output Voltage $-8.0 \text{ Vdc} \geqslant \text{V}_{\text{I}} \geqslant -21 \text{ Vdc}, 5.0 \text{ mA} \leqslant \text{I}_{\text{O}} \leqslant 1.0 \text{ A}, \text{P}$	≤05 W)	Vo	-5.7		-6.3	Vdc
Input Bias Current (T _J = +25°C)	100	IIB		4.3	8.0	mA
Input Bias Current Change		ΔIIB			Annual Value	mA
-8.0 Vdc ≥ V ₁ ≥-25 Vdc			-		1.3	VIC SEVIET
5.0 mA ≤ I _O ≤ 1.5 A			-	-	0.5	All Dr. Alen O. E.
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leq f \leq 100 kg	kHz)	eon	10013 to 1	45	a-31 Toxilis	μV
Long-Term Stability	ta\nVa	ΔV _O /Δt	-	-	24	mV/1.0 k Hrs
Ripple Rejection (I _O = 20 mA, f = 120 Hz)	BA I	RR	- 6	65	109 (15)	dB
Input-Output Voltage Differential IO = 1.0 A, TJ = +25°C	IgV-jVi	IVI-VOI	-	2.0	office Tours	Vdc
Average Temperature Coefficient of Output Voltage $I_O = 5.0 \text{ mA}, 0^{\circ}\text{C} \leqslant T_A \leqslant +125^{\circ}\text{C}$	TAYOVA	△V _O /△T	spalloV his	-1.0	The STaute	mV/°C

MC7908C ELECTRICAL CHARACTERISTICS (V_I = -14 V, I_O = 500 mA, 0°C < T_J < +125°C unless otherwise noted.)

Characteristic		Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25 ^o C)	oV.	V _O	-7.7	-8.0	-8.3	Vdc
Line Regulation (T _J = +25°C, I _O = 100 mA)	salaR	Regline			m 001 × n	mV
-10.5 Vdc \geqslant V _I \geqslant -25 Vdc -11 Vdc \geqslant V _I \geqslant -17 Vdc			=	12 5.0	80 40	V ≤ 36V S C -8 0 Vdc 3/V
$(T_J = +25^{\circ}C, I_O = 500 \text{ mA})$ -10.5 Vdc $\geqslant V_I \geqslant -25 \text{ Vdc}$ -11 Vdc $\geqslant V_I \geqslant -17 \text{ Vdc}$			_	50 22	160 80	Picseriti
Load Regulation $T_J = +25^{\circ}C, 5.0 \text{ mA} \leqslant I_O \leqslant 1.5 \text{ A}$ 250 mA $\leqslant I_O \leqslant 750 \text{ mA}$	beolinin	Regload	-	26 9.0	160 80	mV
Output Voltage -10.5 Vdc \geqslant V ₁ \geqslant -23 Vdc, 5.0 mA \leqslant I ₀ \leqslant 1.0 α	A, P ≤ 15 W	V _O	-7.6	220000	-8.4	Vdc
Input Bias Current (T _J = +25°C)	and a	IIB	-	4.3	8.0	mA
Input Bias Current Change -10.5 $Vdc \ge V_1 \ge -25 Vdc$ 5.0 mA $\le I_0 \le 1.5 A$	Bilo	△IB	-	-	1.0 0.5	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leq f \leq 100 k	(Hz)	e _{on}	(d01 = 1 > s	52	AT) Totall	μV
Long-Term Stability	18loVA	ΔV _O /Δt	_	-	32	mV/1.0 k Hrs
Ripple Rejection (I _O = 20 mA, f = 120 Hz)	an I	RR	-	62	000 (750)	dB
Input-Output Voltage Differential IO = 1.0 A, T _J = +25 ^o C	16V-1VI	IVI-VOI	-	2.0	Hage Diffe	Vdc
Average Temperature Coefficient of Output Voltage $I_0 = 5.0 \text{ mA}, 0^{\circ}\text{C} \leqslant T_{A} \leqslant +125^{\circ}\text{C}$	TalgVa	△V _O /△T	n Vortige	-1.0	HacO=nule	mV/°C

MC7912C ELECTRICAL CHARACTERISTICS (V₁ = -19 V, I_O = 500 mA, 0°C < T_{.1} < +125°C, unless otherwise noted.)

Characteristic	Leamys	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	OV	Vo	-11.5	-12	-12.5	Vdc
Line Regulation	antifest)	Regline				mV
$(T_J = +25^{\circ}C, I_O = 100 \text{ mA})$ -14.5 Vdc $\ge V_I \ge -30 \text{ Vdc}$				13	120	Vac on Vice
-16 Vdc ≥ V ₁ ≥-22 Vdc				6.0	60	VISCOVIS
(T ₁ = +25°C, I _O = 500 mA)					m 908 = n1	1 PEC + + 23
-14.5 Vdc ≥ V ₁ ≥ -30 Vdc			-	55	240	Vision Vis-
-16 Vdc ≥ V _I ≥-22 Vdc			-	24	120	V SHIM AS
Load Regulation	bearpart	Regload			1	mV
$T_J = +25^{\circ}C$, 5.0 mA $\leq 10 \leq 1.5$ A			-	46	240	13025 + FLT
250 mA ≤ I _O ≤ 750 mA			_	17	120	250 m.4 191g
Output Voltage	-cY	Vo	-11.4	-	-12.6	Vdc
-14.5 Vdc \geqslant V _I \geqslant -27 Vdc, 5.0 mA \leqslant I _O \leqslant 1.0 A	, P ≤ 15 W	M 81 9		≥ Am 9.8 ;;	PV CC-4	V 65 057 TS-
Input Bias Current (T _J = +25 ^o C)	81	IB	-	4.4	8.0	mA
Input Bias Current Change	3114	△IB			egel (Crim	mA
-14.5 Vdc ≥ V _I ≥-30 Vdc			-	-	1.0	V K SIVIES
5.0 mA ≤ I _O ≤ 1.5 A			-		0.5	(Tar Am B B
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leq f \leq 100	kHz)	eon	F007.>=1≥ s	75	AT) many	μV
Long-Term Stability	IANOVA	ΔV _O /Δt		-	48	mV/1.0 k Hrs
Ripple Rejection (I _O = 20 mA, f = 120 Hz)	規則	RR	- 1	61	(ICT-20)	dB
Input-Output Voltage Differential I _O = 1.0 A, T _J = +25 ^o C	10V-1VI	IVI-VOI		2.0	Sect # 1	Vdc
Average Temperature Coefficient of Output Voltage $I_O = 5.0 \text{ mA}, 0^{O}\text{C} \leqslant T_A \leqslant +125^{O}\text{C}$	Telave	△V ₀ /△T	igamoV su	-1.0	Head Ture	mV/°C

MC7915C ELECTRICAL CHARACTERISTICS (V₁ = -23 V, I_O = 500 mA, 0°C < T_J < +125°C, unless otherwise noted.)

Characteristic	Symbol	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	OV	V _O	-14.4	-15	-15.6	Vdc
Line Regulation (T _J = +25°C, I _O = 100 mA)	Paptine	Regline		t,	m 001 = G1	mV
-17.5 Vdc ≥ V _I ≥-30 Vdc			-	14	150	VIS SEV TR
-20 Vdc ≥ V ₁ ≥-26 Vdc			-	6.0	75	V 6, 30 V 05-
$(T_J = +25^{\circ}C, I_O = 500 \text{ mA})$				57	300	Mart - VIII
-17.5 Vdc ≥ V ₁ ≥ -30 Vdc				27	150	A STORY TO
-20 Vdc ≥ V ₁ ≥-26 Vdc				21	150	
Load Regulation $T_J = +25^{\circ}C, 5.0 \text{ mA} \leq I_O \leq 1.5 \text{ A}$		Regload		68	300	mV
250 mA ≤ I _O ≤ 750 mA				25	150	g Jie Am Bibl
Output Voltage $-17.5~{\rm Vdc} \geqslant {\rm V_I} \geqslant -30~{\rm Vdc}, 5.0~{\rm mA} \leqslant {\rm I_O} \leqslant 1.0~{\rm A}$, P ≤ 15 W	Vo	-14.25	→ Am 0.8 ;	-15.75	Vdc
Input Bias Current (T _J = +25°C)	ant	1IB	-	4.4	8.0	mA
Input Bias Current Change -17.5 $Vdc \ge V_1 \ge -30 Vdc$ 5.0 mA $\le I_0 \le 1.5 A$	8:la	△IB	-	-	1.0 0.5	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leq f \leq 100	kHz)	eon	801 > 1> s	90	ATI wallo	μV
Long-Term Stability	1810VA	ΔV _O /Δt	-	-	60	mV/1.0 k Hrs
Ripple Rejection (I _O = 20 mA, f = 120 Hz)	AR .	RR	- 6	60	105 ± ± 00 m	dB
Input-Output Voltage Differential IO = 1.0 A, TJ = +25°C	10V-1VI	IVI-VOI	-	2.0	onage Dille	Vdc
Average Temperature Coefficient of Output Voltage $I_O = 5.0 \text{ mA}, 0^{\circ}\text{C} \leqslant T_A \leqslant +125^{\circ}\text{C}$	Trigve	△V ₀ /△T	epartoV to	-1.0	Pintale Could	mV/°C

MC7918C ELECTRICAL CHARACTERISTICS (V_I = -27 V, I_O = 500 mA, 0°C < T_J < +125°C, unless otherwise noted.)

Characteristic	Symbol	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	ev I	V _O	-17.3	-18	-18.7	Vdc
Line Regulation	Property	Regline				mV
$(T_J = +25^{\circ}C, I_O = 100 \text{ mA})$ -21 Vdc $\ge V_I \ge -33 \text{ Vdc}$				25	180	(T) = +25° ()
-24 Vdc ≥ V ₁ ≥ -30 Vdc			- "	10	90	VIC 38V 111-
$(T_J = +25^{\circ}C, I_O = 500 \text{ mA})$				16	10 = 500 m	3000 H (T)
-21 Vdc ≥ V _I ≥ -33 Vdc			-	90	360	S obV (Liri-
-24 Vdc ≥ V ₁ ≥-30 Vdc				50	180	Missiph Dis
Load Regulation	two:00 Fi	Regload				mV
$T_J = +25^{\circ}C$, 5.0 mA $\leq I_O \leq 1.0$ A			-	110	360	Part of
250 mA ≤1 ₀ ≤750 mA				55	180	O P Am Call
Output Voltage		Vo	-17.1	-	-18.9	Vdc
-21 Vdc \geqslant V _I \geqslant -33 Vdc, 5.0 mA \leqslant I _O \leqslant 1.0 A, P	≤15 W	Wat pag	A 0.13= pl	≥ Am D. č. obV	18-18 18	60 pb V 8,8 (-
Input Bias Current (T _J = +25°C)	3811	IIB	-	4.5	8.0	mA
Input Bias Current Change	arts I	ΔIIB			agnerO bin	mA
-21 Vdc ≥ V ₁ ≥ -33 Vdc			Tables—Char	. 1 - ski	1.0	-14.8 Vdd D
5.0 mA ≤I _O ≤1.0 A			_		0.5	g Cr Am D a
Output Noise Voltage (T _A = $+25^{\circ}$ C, 10 Hz \leq f \leq 100 k	(Hz)	eon	0017-12-1	110	ATI melo	μV
Long-Term Stability	AVOIAL	ΔV _O /Δt	-	-	72	mV/1.0 k Hrs
Ripple Rejection (I _O = 20 mA, f = 120 Hz)	BA	RR	-	59	n flor 20	dB
Input-Output Voltage Differential IO = 1.0 A, TJ = +25°C	101-111	IVI-VOI	-	2.0	oltage Diffle	Vdc
Average Temperature Coefficient of Output Voltage IO = 5.0 mA, 0°C \leq TA \leq +125°C	T=lovs	△V _O /△T	apa⊈oV to	-1.0	HenO = coat C ⁰ C ≤ T _A	mV/°C

MC7924C ELECTRICAL CHARACTERISTICS (V₁ = -33 V, I_O = 500 mA, 0°C < T_J < +125°C, unless otherwise noted.)

Characteristic	Symbol	Symbol	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	J ov L	V _O	-23	-24	-25	Vdc
Line Regulation (T _J = +25°C, I _O = 100 mA)	Reging	Regline		1/6	# 00E + 61	mV
-27 Vdc ≥ V ₁ ≥ -38 Vdc -30 Vdc ≥ V ₁ ≥ -36 Vdc				31 14		-17,5 Vdg 2 V
$(T_J = +25^{\circ}C, I_O = 500 \text{ mA})$ -27 Vdc $\geqslant V_I \geqslant -38 \text{ Vdc}$ -30 Vdc $\geqslant V_I \geqslant -36 \text{ Vdc}$		•		118 70	480 240	17.6 Visc 17.6 \text{Visc 20 \text{V
Load Regulation $T_J = +25^{\circ}C$, 5.0 mA $\leqslant I_O \leqslant 1.0$ A 250 mA $\leqslant I_O \leqslant 750$ mA	bsol8978	Regload	1-1	150 85	480 240	mV and
Output Voltage -27 Vdc \geqslant V _I \geqslant -38 Vdc, 5.0 mA \leqslant I _O \leqslant 1.0 A, P	2 ≤ 15 W	Vo	-22.8	Am 0.8 ,sb)	-25.2	Vdc
Input Bias Current (T _J = +25°C)	ar)	IIB		4.6	8.0	mA
Input Bias Current Change -27 Vdc \geqslant V $_{\parallel}$ \geqslant -38 Vdc 5.0 mA \leqslant I $_{0}$ \leqslant 1.0 A	1014	ΔIB	1 1	- abi	1.0	mA
Output Noise Voltage ($T_A = +25^{\circ}C$, 10 Hz \leqslant f \leqslant 100	kĤz)	eon	00132137 x	170	ATI resilo	μV
Long-Term Stability	161gVA	ΔV _O /Δt		-	96	mV/1.0 k Hrs
Ripple Rejection (I _O = 20 mA, f = 120 Hz)	RR	RR	_ ls	56	m (L ₃ = 20	dB
Input-Output Voltage Differential IO = 1.0 A, TJ = +25°C	164-141	IV _I -V _O I	-	2.0	office sections of the section of th	Vdc
Average Temperature Coefficient of Output Voltage IO = 5.0 mA, 0°C ≤ T _A ≤+125°C	Julany,	△V _O /△T	1085 <u>-</u> 07/ Tur	-1.0	teo2 =uner AT⊋ 3º0	mV/°C

TYPICAL CHARACTERISTICS (TA = +25°C unless otherwise noted.)

FIGURE 1 – WORST CASE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE (TO-220)




FIGURE 3 – PEAK OUTPUT CURRENT AS A FUNCTION OF INPUT-OUTPUT DIFFERENTIAL VOLTAGE




FIGURE 5 – RIPPLE REJECTION AS A FUNCTION OF OUTPUT VOLTAGES




FIGURE 2 — WORST CASE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE (TO-3)




FIGURE 4 – RIPPLE REJECTION AS A FUNCTION OF FREQUENCY






FIGURE 6 – OUTPUT VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE



TYPICAL CHARACTERISTICS (continued)



DEFINITIONS Line Regulation - The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

Load Regulation -- The change in output voltage for a change in load current at constant chip temperature.

Maximum Power Dissipation - The maximum total device dissipation for which the regulator will operate within specifications.

Input Bias Current - That part of the input current that is not delivered to the load.

Output Noise Voltage - The rms ac voltage at the output, with constant load and no input ripple, measured over a specified frequency range.

Long Term Stability - Output voltage stability under accelerated life test conditions with the maximum rated voltage listed in the devices' electrical characteristics and maximum power dissipation.


APPLICATIONS INFORMATION

Design Considerations

The MC7900C Series of fixed voltage regulators are designed with Thermal Overload Protection that shuts down the circuit when subjected to an excessive power overload condition, Internal Short-Circuit Protection that limits the maximum current the circuit will pass and Output Transistor Safe-Area Compensation that reduces the output short-circuit current as the voltage across the pass transistor is increased.

In many low current applications, compensation capacitors are not required. However, it is recommended that the regulator input be bypassed with a capacitor if the regulator is connected to the power supply filter with long wire lengths, or if the output load capacitance is large. An input bypass capacitor should be selected to provide good high-frequency characteristics to insure stable operation under all load conditions. A 0.33 µF or larger tantalum, mylar, or other capacitor having low internal impedance at high frequencies should be chosen. The bypass capacitor should be mounted with the shortest possible leads directly across the regulators input terminals. Normally good construction techniques should be used to minimize ground loops and lead resistance drops since the regulator has no external sense lead. Bypassing the output is also recommended.

FIGURE 8 - CURRENT REGULATOR




The MC7902, -2.0 V regulator can be used as a constant current source when connected as above. The output current is the sum of resistor R current and quiescent bias current as follows:

$$I_O = \frac{2V}{R} + I_B$$

The quiescent current for this regulator is typically 4.3 mA The 2.0 volt regulator was chosen to minimize dissipation and to allow the output voltage to operate to within 6.0 V below the input voltage.


FIGURE 9 - CURRENT BOOST REGULATOR (-5.0 V @ 4.0 A. with 5.0 A current limiting)



*Mounted on common heat sink, Motorola MS-10 or equivalent


When a boost transistor is used, short-circuit currents are equal to the sum of the series pass and regulator limits, which are measured at 3.2 A and 1.8 A respectively in this case. Series pass limiting is approximately equal to 0.6 V/RSC. Operation beyond this point to the peak current capability of the MC7905C is possible if the regulator is mounted on a heat sink; otherwise thermal shutdown will occur when the additional load current is picked up by the regulator.

FIGURE 10 - OPERATIONAL AMPLIFIER SUPPLY



The MC7815 and MC7915 positive and negative regulators may be connected as shown to obtain a dual power supply for oper ational amplifiers. A clamp diode should be used at the output of the MC7815 to prevent potential latch-up problems.

FIGURE 11 - TYPICAL MECL SYSTEM POWER SUPPLY



When current-boost power transistors are used, 47-ohm base-toemitter resistors (R) must be used to bypass the quiescent current at no load. These resistors, in conjunction with the VBE of the NPN transistors, determine when the pass transistors begin conducting. The 1-ohm and 4-ohm dropping resistors were chosen to reduce the power dissipated in the boost transistors but still leave at least 2.0 V across these devices for good regulation




THREE-TERMINAL NEGATIVE VOLTAGE REGULATORS

The MC79L00 Series negative voltage regulators are inexpensive, easy-to-use devices suitable for numerous applications requiring up to 100 mA. Like the higher powered MC7900 Series negative regulators, this series features thermal shutdown and current limiting, making them remarkably rugged. In most applications, no external components are required for operation.


The MC79L00 devices are useful for on-card regulation or any other application where a regulated negative voltage at a modest current level is needed. These regulators offer substantial advantage over the common resistor/zener diode approach.


- No External Components Required
- Internal Short-Circuit Current Limiting
- Internal Thermal Overload Protection
- Low Cost
- Complementary Positive Regulators Offered (MC78L00 Series)
- Available in Either ±5% (AC) or ±10% (C) Selections




Device No. ±10%	Device No. ±5%	Nominal Voltage
MC79L03C	MC79L03AC	- 3.0
MC79L05C	MC79L05AC	- 5.0
MC79L12C	MC79L12AC	- 12
MC79L15C	MC79L15AC	-15
MC79L18C	MC79L18AC	- 18
MC79L24C	MC79L24AC	-24

THREE-TERMINAL NEGATIVE FIXED VOLTAGE REGULATORS







A common ground is required between the input and the output voltages. The input voltage must remain typically 2.0 V above the output voltage even during the low point on the input ripple voltage.

- = C₁ is required if regulator is located an appreciable distance from power supply filter.
- • = C_O improves stability and transient response.

ORDERING IN	FURMATION	DE TOTAL		
Device	Temperature Range	Package		
MC79LXXACG	$T_J = 0^{\circ}C \text{ to } + 150^{\circ}C$	Metal Can		
MC79LXXACP	$T_J = 0^{\circ}C \text{ to } +150^{\circ}C$	Plastic Power		
MC79LXXCG	$T_J = 0^{\circ}C \text{ to } + 150^{\circ}C$	Metal Can		
MC79LXXCP	$T_J = 0^{\circ}C \text{ to } + 150^{\circ}C$	Plastic Power		

MC79L00C Series MAXIMUM RATINGS (TA = +25°C unless otherwise noted.)

	Rating	Symbol	Value	Unit	
Input Voltage	(-3,-5 V) (-12,-15,-18 V) (-24 V)	V _I	-30 -35 -40	Vdc	
Storage Tempera	ture Range	T _{stg}	-65 to +150	ос	
Junction Temper	ature Range	TJ	0 to +150	ос	

MC79L03C, AC ELECTRICAL CHARACTERISTICS (V_I = -10 V, I_O = 40 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, 0°C < T_I < +125°C unless otherwise noted.)

Vii - 06	GA .		MC79L030	C	N	/C79L03/	AC	r med fugna
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25 ^o C)	Vo	-2.76	-3.00	-3.24	-2.88	-3.0	-3.12	Vdc
Input Regulation (T _{.I} = +25 ^o C)	Regline	-01-	AA.	108	B-st.	- 120 kg	Laby 81	mV
-7.0 Vdc ≥ V _I ≥ -20 Vdc -8.0 Vdc ≥ V _I ≥ -20 Vdc	11.34	_	I DV-1	80 60	_	la b nese — 3	60 40	Ingue Despert Ve
Load Regulation $T_J = +25^{O}C, 1.0 \text{ mA} \leqslant I_O \leqslant 100 \text{ mA}$ 1.0 mA $\leqslant I_O \leqslant 40 \text{ mA}$	Regload	-	_ 	72 36	-	-	72 36	mV
Output Voltage $-7.0 \text{ Vdc} \ge V_1 \ge -20 \text{ Vdc}, 1.0 \text{ mA} \le I_0 \le 40 \text{ mA}$ $V_1 = -10 \text{ Vdc}, 1.0 \text{ mA} \le I_0 \le 70 \text{ mA}$	V _O	-2.7 -2.7	U	-3.3 -3.3	-2.85 -2.85	-	-3.15 -3.15	Vdc
Input Bias Current $(T_J = +25^{\circ}C)$ $(T_J = +125^{\circ}C)$	IB	J.11	-04	6.0 5.5	-	- 10'	6.0 5.5	mA
Input Bias Current Change $-8.0 \text{ Vdc} \ge V_1 \ge -20 \text{ Vdc}$ $1.0 \text{ mA} \le I_0 \le 40 \text{ mA}$	□IB		-	-1.5 -0.2	-	_ 561	-1.5 -0.1	mA
Output Noise Voltage $(T_A = +25^{\circ}C, 10 \text{ Hz} \le f \le 100 \text{ kHz})$	VN	-	30	-	Am	30	N Am G	μV
Long-Term Stability	△VO/△t	1 -	10	1	-	10	10 11 11 11 W	mV/1.0 k Hrs.
Ripple Rejection $(-8.0 \ge V_{\parallel} \ge -18 \text{ Vdc}, f = 120 \text{ Hz}, T_{\text{J}} = 25^{\circ}\text{C})$	RR	44	51	Āmēi	45	51	TE KIN	dB
Input-Output Voltage Differential IO = 40 mA, T _J = +25°C	/V ₁ -V _O /		1.7		-	1.7	- 30	Vdc

MC79L05C, AC Series ELECTRICAL CHARACTERISTICS (V_I = -10 V, I_O = 40 mA, C_I = $0.33~\mu\text{F}$, C_O = $0.1~\mu\text{F}$, $0^{\circ}\text{C} < \text{T}_{\text{J}} < +125^{\circ}\text{C}$ unless otherwise noted.)

		1	MC79L05	C	M	C79L05/	AC	1
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	Vo	-4.6	-5.0	-5.4	-4.8	-5.0	-5.2	Vdc
Input Regulation $(T_J = +25^{\circ}C)$ $-7.0 \text{ Vdc} \ge V_1 \ge -20 \text{ Vdc}$ $-8.0 \text{ Vdc} \ge V_1 \ge -20 \text{ Vdc}$	Regline		TAN MU	200 150	- aga	lov Tugn	150 100	mV
Load Regulation $T_J = +25^{\circ}\text{C}, \ 1.0 \ \text{mA} \leqslant I_{\mbox{O}} \leqslant 100 \ \text{mA} \\ 1.0 \ \text{mA} \leqslant I_{\mbox{O}} \leqslant 40 \ \text{mA}$	Regload	_	=	60 30	TO THE (TO	T demand	60 30	mV
Output Voltage $ -7.0 \text{ Vdc} \geqslant V_{\parallel} \geqslant -20 \text{ Vdc}, 1.0 \text{ mA} \leqslant I_{\circlearrowleft} \leqslant 40 \text{ mA} $ $V_{\parallel} = -10 \text{ Vdc}, 1.0 \text{ mA} \leqslant I_{\circlearrowleft} \leqslant 70 \text{ mA} $	V _O	-4.5 -4.5	-	-5.5 -5.5	-4.75 -4.75	=	-5.25 -5.25	Vdc
Input Bias Current $(T_J = +25^{\circ}C)$ $(T_J = +125^{\circ}C)$	1iB	-	-	6.0 5.5	-	==	6.0 5.5	mA
Input Bias Current Change $-8.0 \text{ Vdc} \ge \text{V}_{\text{I}} \ge -20 \text{ Vdc}$ $1.0 \text{ mA} \le \text{I}_{\text{O}} \le 40 \text{ mA}$	ΔIB	1.V_01- 172> 0°	0 - 1v1 \$0	1.5 0.2	DARAH	JASIR	1.5 0.1	mA
Output Noise Voltage $(T_A = +25^{\circ}C, 10 \text{ Hz} \le f \le 100 \text{ kHz})$	N.	M = mid	40	-	-	40	Chara	μV
Long-Term Stability	△VO/△t	30.5	12	-	-	12	as - ut	mV/1.0 k Hrs.
Ripple Rejection $(-8.0 \ge V_I \ge 18 \text{ Vdc}, f = 120 \text{ kHz}, T_J = 25^{\circ}\text{C})$	RR	40	49	-	41	49	-	dB
Input-Output Voltage Differential IO = 40 mA, T _J = +25°C	/V _I -V _O /		1.7	-	-	1.7	A 02-21	Vdc

MC79L12C, AC ELECTRICAL CHARACTERISTICS (V_I = -19 V, I_O = 40 mA, C_I = $0.33~\mu\text{F}$, C_O = $0.1~\mu\text{F}$, $0^{\circ}\text{C} < T_{\text{J}} < +125^{\circ}\text{C}$ unless otherwise noted.)

are and one		1	MC79L120	3	N	1C79L12	AC	V 61- × /V
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25 ^o C)	Vo	-11.1	-12	-12.9	-11.5	-12	-12.5	Vdc
Input Regulation $(T_J = +25^{\circ}C)$ $-14.5 \text{ Vdc} \ge V_J \ge -27 \text{ Vdc}$ $-16 \text{ Vdc} \ge V_J \ge -27 \text{ Vdc}$	Regline		9/16	250 200	-	- 4	250 200	mV
Load Regulation $T_J = +25^{\circ}\text{C}, 1.0 \text{ mA} \leq I_O \leq 100 \text{ mA}$ $1.0 \text{ mA} \leq I_O \leq 40 \text{ mA}$	Regload		_ usV	100	- (0	8 00T >	100	mV
Output Voltage $-14.5 \text{ Vdc} \ge V_{\parallel} \ge -27 \text{ Vdc}, 1.0 \text{ mA} \le I_{0} \le 40 \text{ mA}$ $V_{\parallel} = -19 \text{ Vdc}, 1.0 \text{ mA} \le I_{0} \le 70 \text{ mA}$	V _O	-10.8 -10.8	_ na	-13.2 -13.2	-11.4 -11.4	1 0577 + 1	-12.6 -12.6	Vdc
Input Bias Current (T _J = +25°C) (T _J = +125°C)	IB	-	1-	6.5 6.0	-	=	6.5 6.0	mA
Input Bias Current Change -16 Vdc \geqslant V _I \geqslant -27 Vdc 1.0 mA \leqslant I _O \leqslant 40 mA	ΔIB	_	-	1.5 0.2	-	-	1.5	mA
Output Noise Voltage $(T_A = +25^{\circ}C, 10 \text{ Hz} \le f \le 100 \text{ kHz})$	٧N		80	-	-	80	-	μV
Long-Term Stability	△Vo/△t	-	24	_	-	24	-	mV/1.0 k Hrs.
Ripple Rejection $(-15 \le V_I \le -25 \text{ Vdc}, f = 120 \text{ Hz}, T_J = +25^{\circ}\text{C})$	RR	36	42	-	37	42	-	dB
Input-Output Voltage Differential IO = 40 mA, TJ = +25°C	/V _I -V _O /	-	1.7	-	-	1.7	-	Vdc

MC79L15C, AC ELECTRICAL CHARACTERISTICS (V $_{I}$ = -23 V, I $_{O}$ = 40 mA, C $_{I}$ = 0.33 $_{\mu}$ F, C $_{O}$ = 0.1 $_{\mu}$ F, 0°C < T $_{J}$ < +125°C unless otherwise noted.)

			MC79L15	С	N	1C79L15	AC	
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25 ^o C)	Vo	-13.8	-15	-16.2	-14.4	-15	-15.6	Vdc
Input Regulation (T _{.1} = +25°C)	Regline					36	1 BE- 4 13	mV
-17.5 Vdc ≥ V _I ≥ -30 Vdc -20 Vdc ≥ V _I ≥ -30 Vdc			(To 61)	300 250	- Am	-	300 250	Cost Regulation
Load Regulation $T_J = +25^{O}C, 1.0 \text{ mA} \le I_O \le 100 \text{ mA}$ $1.0 \text{ mA} \le I_O \le 40 \text{ mA}$	Regload	-	- o¥	150 75	- 04 = 01	- Ar=0.1	150 75	mV
Output Voltage $-17.5 \text{ Vdc} \ge V_{ } \ge -30 \text{ Vdc}, 1.0 \text{ mA} \le I_{ } \le 40 \text{ mA}$ $V_{ } = -23 \text{ Vdc}, 1.0 \text{ mA} \le I_{ } \le 70 \text{ mA}$	V _O	-13.5 -13.5	l - - 01	-16.5 -16.5	-14.25 -14.25	07 2 gl	-15.75 -15.75	Vdc
Input Bias Current (T _J = +25°C) (T _J = +125°C)	IB	-	-	6.5	-	-	6.5	mA
Input Bias Current Change $-20 \text{ Vdc} \geqslant \text{V}_{ } \geqslant -30 \text{ Vdc}$ $1.0 \text{ mA} \leqslant \text{I}_{ } \leqslant 40 \text{ mA}$	△IIB		- av	1.5 0.2	-	-	1.5	mA
Output Noise Voltage $(T_A = +25^{\circ}C, 10 \text{ Hz} \le f \le 100 \text{ kHz})$	VN	1-	90	-	- 1111	90	2 1 <u>2</u> 01 17 11	μ∨
Long-Term Stability	△VO/△t	- 00	30	-	-	30	-	mV/1.0 k Hrs.
Ripple Rejection (-18.5 ≤ V ₁ ≤ -28.5 Vdc, f = 120 Hz)	RR	33	39	- 1	34	39	18 V R.	dB
Input-Output Voltage Differential IO = 40 mA, T _J = +25 ^o C	/V _I -V _O /		1.7	1-	-	1.7	185 - L	Vdc

MC79L18C, AC ELECTRICAL CHARACTERISTICS (V_I = -27 V, I_O = 40 mA, C_I = $0.33 \,\mu\text{F}$, C_O = $0.1 \,\mu\text{F}$, 0°C < T_I < $+125^{\circ}\text{C}$ unless otherwise noted.)

govite good high-frequency characteristics to essire	n os lierzos	1	MC79L18	С	1	MC79L18	AC	e president in Laborated
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25 ^o C)	Vo	-16.6	-18	-19.4	-17.3	-18	-18.7	Vdc
Input Regulation (T _J = +25 ^o C)	Regline					David Sall	001136701	mV
-20.7 Vdc ≥ V ₁ ≥ -33 Vdc		-	100000000	-	-	-	325	WHEN THE STREET
-21.4 Vdc ≥ V _I ≥ -33 Vdc		-	DADS: H	325	-	-	-	bearing and business
-22 Vdc ≥ V _I ≥ -33 Vdc			Just tool of	275		and Trave	ess than	America a sett ett
-21 Vdc ≥ V ₁ ≥ -33 Vdc			III Talason	107000	200 Tel 19	ger ma	275	entonous bases
Load Regulation $T_J = +25^{\circ}C$, 1.0 mA $\leq I_O \leq 100$ mA	Regload			170			170	mV
1.0 mA ≤ IO ≤ 40 mA			_	85			1	
Output Voltage	1/-			00	-		85	-
$-20.7 \text{ Vdc} \geqslant \text{V}_{\text{I}} \geqslant -33 \text{ Vdc}, 1.0 \text{ mA} \leq \text{I}_{\text{O}} \leq 40 \text{ mA}$	Vo	_	_	_	-17.1		-18.9	Vdc .
-21.4 Vdc \geq V _I \geq -33 Vdc, 1.0 mA \leq I _O \leq 40 mA		-16.2	-	-19.8	-	-	-	
$V_1 = -27 \text{ Vdc}, 1.0 \text{ mA} \le I_0 \le 70 \text{ mA}$		-16.2	-	-19.8	-17.1	-	-18.9	
Input Bias Current (T ₁ = +25°C)	IB		Am 801	91	QI_	7000 100		mA
$(T_1 = +25^{\circ}C)$		-	-	6.5	A -	-	6.5	Table 1
		-	-	6.0	-	-	6.0	
Input Bias Current Change -21 Vdc ≥ V _I ≥ -33 Vdc	ΔIB						1.5	mA
-27 Vdc ≥ V ₁ ≥ -33 Vdc		F Zhoi		1.5			1.5	
1.0 mA ≤ IO ≤ 40 mA			_	0.2		-	-	
Output Noise Voltage		_	-	0.2	_	-	0.1	-0 br/3
$(T_A = +25^{\circ}C, 10 \text{ Hz} \le f \le 100 \text{ kHz})$	VN	-	150	intermitta d en	Deep jet me	150	VO.6- 10.	μV
Long-Term Stability	△VO/△t	-	45	a-digi.	SE 10-1500 S	45	up hes two	mV/1.0 k Hrs.
Ripple Rejection $(-23 \le V_1 \le -33 \text{ Vdc}, f = 120 \text{ Hz}, T_J = +25^{\circ}\text{C})$	RR	32	46	-	33	48	-	dB
Input-Output Voltage Differential IO = 40 mA, T _J = +25 ^o C	/v _I -v _O /	-	1.7	ystas Taya e	100 Tiogists	1.7	1931LD 1-19	Vdc

MC79L24C, AC ELECTRICAL CHARACTERISTICS (V₁ = -33 V, I_O = 40 mA, C₁ = 0.33 μ F, C_O = 0.1 μ F, 0°C < T_J < +125°C unless otherwise noted.)

No. of the second secon		N	AC79L240	С	N	AC79L24	AC	
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Output Voltage (T _J = +25°C)	Vo	-22.1	-24	-25.9	-23	-24	-25	Vdc
Input Regulation (T ₁ = +25°C)	Regline	neht	lodery			sirahet	Charact	mV
-27 Vdc ≥ V ₁ ≥ -38 V	- 15	-3.07	1 - ov	-	-	- (0	350	I less flow proces
-27.5 Vdc ≥ V _I ≥ -38 Vdc -28 Vdc ≥ V _I ≥ -38 Vdc		-	En1101	350 300	-	_	300	n Halugali suqi
Load Regulation $T_J=+25^{O}C,1.0\text{mA}\leqslant I_{\bigodot}\leqslant 100\text{mA}$ $1.0\text{mA}\leqslant I_{\bigodot}\leqslant 40\text{mA}$	Regload	-	-	200 100	-	- sb	200 100	mV
Output Voltage $-27 \text{ Vdc} \geqslant \text{V}_{\text{I}} \geqslant -38 \text{ V, } 1.0 \text{ mA} \leqslant \text{I}_{\text{O}} \leqslant 40 \text{ mA}$	v _o			-	-22.8	001 > 0	-25.2	Vdc
-28 Vdc \ge V _I \ge -38 Vdc, 1.0 mA \le I _O \le 40 mA V _I = -33 Vdc, 1.0 mA \le I _O \le 70 mA		-21.4 -21.4	_ OA	-26.4 -26.4	-22.8	- 0.T.att	-25.2	speriov zcepa Cab v 2 T I -
Input Bias Current (T _J = +25°C) (T _J = +125°C)	IIB		5)1	6.5 6.0	Adm)	K > 01 >	6.5 6.0	mA
Input Bias Current Change $-28 \text{ Vdc} \ge \text{V}_1 \ge -38 \text{ Vdc}$ $1.0 \text{ mA} \le \text{I}_0 \le 40 \text{ mA}$	ΔIB	-	_ ₈₍₁₎	1.5 0.2	-	-	1.5	mA
Output Noise Voltage $(T_A = +25^{\circ}C, 10 \text{ Hz} \le f \le 100 \text{ kHz})$	VN		200	-	-	200	Amrtik >	μV
Long-Term Stability	△Vo/△t	-	56	-	(- (s)	56	20 xH 01	mV/1.0 k Hrs
Ripple Rejection $(-29 \le V_1 \le -35 \text{ Vdc}, f = 120 \text{ Hz}, T_J = 25^{\circ}\text{C})$	RR	30	43	-	31	47	- 40	dB
Input-Output Voltage Differential IO = 40 mA, T _J = +25 ^o C	/v _I -v _O /	-	1.7,	6	-(s)()	1.7	- 28-6 V	Vdc

APPLICATIONS INFORMATION


Design Considerations

The MC79L00C Series of fixed voltage regulators are designed with Thermal Overload Protection that shuts down the circuit when subjected to an excessive power overload condition, Internal Short-Circuit Protection that limits the maximum current the circuit will pass.

In many low current applications, compensation capacitors are not required. However, it is recommended that the regulator input be bypassed with a capacitor if the regulator is connected to the power supply filter with long wire lengths, or if the output load capacitance is large. An input bypass capacitor should be

selected to provide good high-frequency characteristics to insure stable-operation under all load conditions. A $0.33~\mu\mathrm{F}$ or larger tantalum, mylar, or other capacitor having low internal impedance at high frequencies should be chosen. The bypass capacitor should be mounted with the shortest possible leads directly across the regulators input terminals. Normally good construction techniques should be used to minimize ground loops and lead resistance drops since the regulator has no external sense lead. Bypassing the output is also recommended.

CURRENT REGULATOR




The MC79L03, -3.0 V regulator can be used as a constant current source when connected as above. The output current is the sum of resistor R current and quiescent bias current as follows:


$$IO = \frac{B}{3 \text{ A}} + IB$$


The quiescent current for this regulator is typically 3.8 mA. The -3.0 volt regulator was chosen to minimize dissipation and to allow the output voltage to operate to within 6.0 V below the input voltage.


POSITIVE AND NEGATIVE REGULATOR




TYPICAL CHARACTERISTICS (T_A = +25°C unless otherwise noted.)











TJ, JUNCTION TEMPERATURE (°C)







SG1525A/SG1527A SG2525A/SG2527A SG3525A/SG3527A

PULSE WIDTH MODULATOR CONTROL CIRCUIT


The SG1525A/1527A series of pulse width modulator controlcircuits offer improved performance and lower external parts count when implemented for controlling all types of switching power supplies. The device includes a +5.1 volt ±1% reference and an error amplifier with a common-mode range including the reference voltage to eliminate external divider resistors. A sync input to the oscillator enables multiple units to be slaved together, or a single unit can be synchronized to an external system clock. A wide range of dead time is programmable with a single resistor between the CT pin and the Discharge pin. Other features included are soft-start circuitry requiring only an external timing capacitor. A shutdown pin controls both the soft-start circuitry and the output stages, allowing fast output turn-off with soft-start recycle turn-on. Undervoltage lockout keeps the outputs off when VCC is less than the required level for normal operation. The output stages are a totem-pole design capable of sinking and sourcing in excess of 200 mA. The SG1525A series output stage features NOR Logic, giving a low output for an off state. The SG1527A utilizes OR Logic which results in a high output level when off. These devices are available in Military, Industrial and Commercial temperature ranges and feature:


- 8.0 to 35 Volt Operation
- 5.1 Volt ±1% Trimmed Reference
- 100 Hz to 400 kHz Oscillator Range
- Separate Oscillator Sync Pin
- Adjustable Dead Time
- Input Undervoltage Lockout
- Latching PWM to Prevent Multiple Pulses
- Dual Source/Sink Output Current: ±400 mA Peak

FUNCTIONAL BLOCK DIAGRAM Vref (8 Reference Internal Voltage Regulator Circuitry Voltage Lockout Output A Sync (3 Oscillator C_T (5) Discharge (7) Compensation (3) INV. Input (1) Soft-Start (8) Shutdown (10) Soft-Start (8) Soft-Start (8) Shutdown (10) Soft-Start (8) Shutdown (10) Soft-Start (8) Soft-Start (8) Shutdown (10) Soft-Start (8) So

PULSE WIDTH MODULATOR CONTROL CIRCUITS

SILICON MONOLITHIC INTEGRATED CIRCUITS





ORDERING INFORMATION

Device	Temperature Range	Package
SG1525AJ	-55 to +125°C	Ceramic Dip
SG1527AJ	-55 to +125°C	Ceramic Dip
SG2525AJ	-40 to +85°C	Ceramic Dip
SG2525AN	-40 to +85°C	Plastic Dip
SG2527AJ	-40 to +85°C	Ceramic Dip
SG2527AN	-40 to +85°C	Plastic Dip
SG3525AJ	0 to +70°C	Ceramic Dip
SG3525AN	0 to +70°C	Plastic Dip
SG3527AJ	0 to +70°C	Ceramic Dip
SG3527AN	0 to +70°C	Plastic Dip

MAXIMUM RATINGS (Note 1)

Available Rating			Symbol	Value	Unit
Supply Voltage	callel qu	rilli	Vcc	+40	Vdc
Collector Supply Voltage			Vc	+40	Vdc
Logic Inputs	io Bis	8.08	tudy ±	-0.3 to +5.5	V
Analog Inputs	0 20		Bostone +	-0.3 to V _{CC}	V
Output Current, Source or Sink	08 - 80		10	±500	mA
Reference Output Current	08 0		I _{ref}	50	mA
Oscillator Charging Current	5.2	00.8	167V6 +	5.0	mA
Power Dissipation (Plastic & Ceramic Pac Note 2, T _A = +25°C	kage)		PD	1000	mW
Note 3, T _C = +25°C	00 100	B. -	a chall A later	2000	
Thermal Resistance Junction to Air Plastic and Ceramic Package			R _θ JA	100	°C/W
Thermal Resistance Junction to Case Plastic and Ceramic Package	08 00		R _θ JC	60	°C/W
Operating Junction Temperature			(backend Jagranarea)	+150	°C
Storage Temperature Range Ceramic Plastic Pa			T _{stg}	-65 to +150 -55 to +125	°C
Lead Temperature (Soldering, 10 Seconds	s)		TSolder	+300	°C

NOTES:

- Values beyond which damage may occur
 Derate at 10 mW/°C for ambient temperatures above +50°C
- 3. Derate at 16 mW/°C for case temperatures above +2.5°C

RECOMMENDED OPERATING CONDITIONS

Characteristic				Symbol	Min.	Max.	Unit
Supply Voltage	8.5	2.0	8.5	Vcc	+8.0	+35	Vdc
Collector Supply Voltage	52	0.1		Vc	+4.5	+35	Vdc
Output Sink/Source Current (Steady State) (Peak)	0.8	20		10	0	±100 ±400	mA
Reference Load Current	0.1			Iref	0	20	mA
Oscillator Frequency Range		310	00	fosc	0.1	400	kHz
Oscillator Timing Resistor		100	0.1	RT	2.0	150	kΩ
Oscillator Timing Capacitor				CT	0.001	0.1	μF
Deadtime Resistor Range	0.5	. 5.0		RD	0	500	Ω
Operating Ambient Temperature Range SG1525A, SG1527A SG2525A, SG2527A SG3525A, SG3527A		3.6	3.8	TA	-55 -40 0	+125 +85 +70	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = +20 Vdc, T_A = T_{low} to T_{high} [Note 4], unless otherwise specified)

		Syn		525A/2	active contract	कृतांत्रभी	SG35254 SG35274		
Characteristic		Symbol	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE SECTION		gy y					spell	W ylegak	naturally.
Reference Output Voltage (T _J = +25	5°C)	V _{ref}	5.05	5.10	5.15	5.00	5.10	5.20	Vdc
Line Regulation (+8.0 V ≤ V _{CC} ≤ +3	35 V)	Regline	-	10	20	-	10	20	mV
Load Regulation (0 mA ≤ I _L ≤ 20 m	nA)	Regload	_	20	50	- 31	20	50	mV
Temperature Stability	1	ΔV _{ref} /ΔT	_	20	50	_	20	50	mV
Total Output Variation Includes Line and Load Regulation over Temperature	on	∆V _{ref}	5.00		5.20	4.95	Current Plastic 8	5.25	Vdc
Short Circuit Current (V _{ref} = 0 V, T _J = +25°C)		Isc	-	80	100	16A 63	80	100	mA
Output Noise Voltage (10 Hz \leq f \leq 10 kHz, T _J = +25°C)		VN	-	40	200	— '6g	40	200	μV _{rms}
Long Term Stability (T _J = +125°C) (Note 5)	S	_	20	50	- 11	20	50	mV/kh
OSCILLATOR SECTION (Note 6,	unless otherwise	specified)	11			#117	Теппрека	aoimnut.	groups had
Initial Accuracy (T _J = +25°C)		T -	- 1	±2.0	±6.0	1818 ²³	±2.0	±6.0	%
Frequency Stability with Voltage (+8.0 V \leq V _{CC} \leq +35 V)	101	74osc	-	±0.3	±1.0	ocad 07	±1.0	±2.0	%
Frequency Stability with Temperatu	ure	∆f _{osc}	-	±3.0	±6.0		±3.0	±6.0	%
Minimum Frequency (R _T = 150 kΩ,	C _T = 0.1 μF)	fmin	_	270 1- 699	100	ump—1010	10 1-1	100	Hz
Maximum Frequency (R _T = 2.0 kΩ,	C _T = 1.0 nF)	f _{max}	400	2.674	enrola ann	400	ISS 101 D***	EM101 16	kHz
Current Mirror (IRT = 2.0 mA)		-	1.7	2.0	2.2	1.7	2.0	2.2	mA
Clock Amplitude			3.0	3.5	nowoo	3.0	3.5	CDES M	V
Clock Width (T _{.J} = +25°C)	with I to	Imv2-	0.3	0.5	1.0	0.3	0.5	1.0	μs
Sync Threshold	0.8+	-	1.2	2.0	2.8	1.2	2.0	2.8	V
Sync Input Current (Sync Voltage =	+3.5 V)	NV -	-	1.0	2.5	_	1.0	2.5	mA
ERROR AMPLIFIER SECTION (V	CM = +5.1 V)	ol T					Daywell	Supplied to	P supplied
Input Offset Voltage	0	VIO	- 1	0.5	5.0	_	2.0	10	mV
Input Bias Current	9	IIB	_	1.0	10	_	1.0	10	μΑ
Input Offset Current	*	10	_	_	1.0		1000	1.0	μА
DC Open Loop Gain ($R_L \ge 10 \text{ M}\Omega$)	197	AVOL	60	75	_	60	75	попрем	dB
Gain Bandwidth Product (A _{VOL} = 0 dB, T _J = +25°C)	00.6	GBW	1.0	2.0		1.0	2.0	Toming I	MHz
Low Level Output Voltage	0	VOL	_	0.2	0.5	_	0.2	0.5	V
High Level Output Voltage		VOH	3.8	5.6	- 1	3.8	5.6	rien in (A)	V
Common Mode Rejection Ratio (+1.5 V ≤ V _{CM} ≤ +5.2 V)	0	CMRR	60	75	-	60	75	HERE ARE	dB
Power Supply Rejection Ratio (+8.0 V ≤ V _{CC} ≤ +35 V)		PSRR	50	60		50	60	-	dB
PWM COMPARATOR SECTION					EE				
Minimum Duty Cycle		DCmin	- 1	- 1	0			0	%
Maximum Duty Cycle		DC _{max}	45	49	-	45	49	-	%
Input Threshold, Zero Duty Cycle (N	lote 6)	VTH	0.6	0.9	- 1	0.6	0.9	-	٧
Input Threshold, Maximum Duty Cy	rcle (Note 6)	VTH	-	3.3	3.6	-	3.3	3.6	٧
Input Bias Current		IB	-	0.05	1.0		0.05	1.0	μА

ELECTRICAL CHARACTERISTICS (Continued)

	2 (1005)	SG1525A/2525A SG1527A/2527A			SG3525A SG3527A			0-7
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
SOFT-START SECTION	11 1 190x							-0
Soft-Start Current (V _{shutdown} = 0 V)	L Helen	25	50	80	25	50	80	μА
Soft-Start Voltage (V _{shutdown} = 2.0 V)	1 - s	-	0.4	0.6	1-2	0.4	0.6	V
Shutdown Input Current (V _{shutdown} = 2.5 V)	H	-	0.4	1.0	-	0.4	1.0	mA
OUTPUT DRIVERS (Each Output, VC = +20 V)	H &					100		0.0
Output Low Level (I _{sink} = 20 mA) (I _{sink} = 100 mA)	VOL	14975	0.2	0.4	1 010	0.2	0.4	٧
Output High Level (I _{SOUTCE} = 20 mA) (I _{SOUTCE} = 100 mA)	Voн	18 17	19 18		18 17	19 18		٧
Under Voltage Lockout (V8 and V9 = High)	VUL	6.0	7.0	8.0	6.0	7.0	8.0	V
Collector Leakage, V _C = +35 V (Note 7)	IC(leak)	- /	1-4	200	10-0	_	200	μА
Rise Time (C _L = 1.0 nF, T _J = 25°C)	tr	-110	100	600	-	100	600	ns
Fall Time (C _L = 1.0 nF, T _J = 25°C)	tf	-	50	300	-	50	300	ns
Shutdown Delay $(V_{SD} = +3.0 \text{ V}, C_{S} = 0, T_{J} = +25 ^{\circ}\text{C})$	^t ds	_01	0.2	0.5	HOBIG	0.2	0.5	μs
Supply Current, V _{CC} = +35 V	lcc	-	14	20	N-N	14	20	mA

NOTES

4. T_{low} = -55°C for SG1525A/1527A -40°C for SG2525A/2527A 0°C for SG3525A/3527A

T_{high} = +125°C for SG1525A/1527A +85°C for SG2525A/2527A +70°C for SG3525A/3527A

- 5. Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.
- 6. Tested at f_{OSC} = 40 kHz (R_T = 3.6 kΩ, C_T = 0.01 μ F, R_D = 0 Ω).
- 7. Applies to SG1525A/2525A/3525A only, due to polarity of output pulses.

APPLICATION INFORMATION

Shutdown Options (see block diagram, front page)

- An external open collector comparator or transistor can be used to pull down the Compensation pin (9).
 This will set the PWM latch and turn off both outputs.
 Pulse-by-pulse protection can be accomplished if the shutdown signal is momentary, since the PWM latch will be reset with each clock pulse.
- Shutdown can also be accomplished by pulling down on the SOFT-START pin (8). When using this approach, shutdown will not affect the amplifier compensation network; however, if a SOFT-START capacitor is used, it must be discharged, possible slowing shutdown response.
- 3. Applying a positive-going signal to the Shutdown pin (10) will provide the most rapid shutdown of the outputs if a soft-start capacitor is not used at Pin 8. An external soft-start capacitor at Pin 8 will slow shutdown response due to the discharge time of the softstart capacitor. Dishcarge current is approximately twice the charging current.
- 4. The Shutdown terminal can be used to set the PWM latch on a pulse-by-pulse basis if there is no external capacitance on Pin 8. Soft-start characteristics may still be accomplished by applying an external capacitor, blocking diode and charging resistor to the Compensation pin (9).

TYPICAL CHARACTERISTICS

FIGURE 1 - SG1525A OSCILLATOR SCHEMATIC




FIGURE 2 - OSCILLATOR CHARGE TIME versus R_T




FIGURE 3 - OSCILLATOR DISCHARGE TIME versus RD




FIGURE 4 - SG1525A ERROR AMPLIFIER SCHEMATIC




FIGURE 5 — ERROR AMPLIFIER OPEN-LOOP




FIGURE 6 — SG1525A OUTPUT CIRCUIT (1/2 CIRCUIT SHOWN)




FIGURE 7 — SG1525A/2525A/3525A
OUTPUT SATURATION CHARACTERISTICS






FIGURE 8 - SINGLE ENDED SUPPLY




For single-ended supplies, the driver outputs are grounded. The V_{C} terminal is switched to ground by the totem-pole source transistors on alternate oscillator cycles.

FIGURE 10 - DRIVING POWER FETS




The low source impedance of the output drivers provides rapid charging of power FET input capacitance while minimizing external components.

FIGURE 9 - PUSH-PULL CONFIGURATION



In conventional push-pull bipolar designs, forward base drive is controlled by R1–R3. Rapid turn-off times for the power devices are achieved with speed-up capacitors C1 and C2.

FIGURE 11 — DRIVING TRANSFORMERS IN A HALF-BRIDGE CONFIGURATION



Low power transformers can be driven directly by the SG1525A. Automatic reset occurs during deadtime, when both ends of the primary winding are switched to ground.

FIGURE 12 - LAB TEST FIXTURE **O** V_{ref} ¥ 0.1 Flop \$3.0 k PWM ADJ. 0 s c i 10 k Dead Time 1.0 k, 1.0 W 0.009 (2) 100 Ω 士 0.001 Out B Comp 10 k 50 µA 1 = V_{OS} 2 = 1(+) 3 = 1(-) PWM 0.01 🛓 Softstart -0 5.0 µF 5.0 k DUT 00 Shutdown



SG1526 SG2526 SG3526


PULSE WIDTH MODULATION CONTROL CIRCUIT

The SG1526 is a high performance pulse width modulator integrated circuit intended for fixed frequency switching regulators and other power control applications.

Functions included in this IC are a temperature compensated voltage reference, sawtooth oscillator, error amplifier, pulse width modulator, pulse metering and steering logic, and two high current totem pole outputs ideally suited for driving the capacitance of power FETs at high speeds.


Additional protective features include soft-start and undervoltage lockout, digital current limiting, double pulse inhibit, adjustable dead time and a data latch for single pulse metering. All digital control ports are TTL and B-series CMOS compatible. Active low logic design allows easy wired-OR connections for maximum flexibility. The versatility of this device enables implementation in single-ended or push-pull switching regulators that are transformerless or transformer coupled. The SG1526 is specified over the full military junction temperature range of –55°C to +150°C. The SG2526 is specified over a junction temperature range of –40°C to +150°C while the SG3526 is specified over a range of 0°C to +125°C.


- 8.0 to 35 Volt Operation
- 5.0 Volt ±1% Trimmed Reference
- 1.0 Hz to 400 kHz Oscillator Range
- Dual Source/Sink Current Outputs: ±100 mA
- Digital Current Limiting
- Programmable Dead Time
- Undervoltage Lockout
- Single Pulse Metering
- Programmable Soft-Start
- Wide Current Limit Common Mode Range
- Guaranteed 6 Unit Synchronization



PULSE WIDTH MODULATION CONTROL CIRCUITS

SILICON MONOLITHIC INTEGRATED CIRCUITS





Device	Junction Temper ature Range	Package
SG1526J	-55 to +150°C	Ceramic DIP
SG2526J SG2526N	-40 to +150°C	Ceramic DIP Plastic DIP
SG3526J SG3526N	0 to +125°C	Ceramic DIP Plastic DIP

SG1526, SG2526, SG3526

MAXIMUM RATINGS (Note 1)

Rating		Symbol	Value	Unit
Supply Voltage		Vcc	+40	Vdc
Collector Supply Voltage	HUDRID JURI WO	VC	+40	Vdc
Logic Inputs	- sini tolsabom niow sal	og statement	-0.3 to +5.5	V
Analog Inputs		Enoth	-0.3 to V _{CC}	٧
Output Current, Source or Sink	вышенедтью этильтерите	10	±200	mA
Reference Output Current	richweeking territories to the	Iref	50	mA
Logic Sink Current	rewed to construing or power	nivisb tot betig	15	mA
Power Dissipation (Plastic & Ceramic Package) Note 2, T _A = +25°C Note 3, T _C = +25°C	off-start and undervoltage	P _D	1000 3000	mW
Thermal Resistance Junction to Air (Plastic and Ceramic Package)	stering. All digital control. blo Active low logic design.	R_{θ} JA	100	°C/W
Thermal Resistance Junction to Case (Plastic and Ceramic Package)	rentation in single-onded	R _θ JC	42	°C/W
Operating Junction Temperature	over the full military june-	Jan 1	+150	°C
Storage Temperature Range	1 The S U 25/26 is specified	T _{stg}	-65 to +150	°C
Lead Temperature (Soldering, 10 Seconds)	25 1 25 10	TSolder	±300	°C

Notes

- 1. Values beyond which damage may occur
- 2. Derate at 10 mW/°C for ambient temperatures above +50°C
- 3. Derate at 24 mW/°C for case temperatures above +25°C

RECOMMENDED OPERATING CONDITIONS

	Characteristic	Symbol	Min	Max	Unit
Supply Voltage	Classic	Vcc	+8.0	+35	Vdc
Collector Supply Voltage	ge	Vc	+4.5	+35	Vdc
Output Sink/Source C	urrent (Each Output)	10	0	±100	mA
Reference Load Currer	nt b min-map	Iref	0	20	mA
Oscillator Frequency R	ange	fosc	0.001	400	kHz
Oscillator Timing Resis	stor	R _T	2.0	150	kΩ
Oscillator Timing Capa	citor	CT	0.001	20	μF
Available Deadtime Ra	nge (40 kHz)		3.0	50	%
Operating Junction Te SG1526 SG2526 SG3526	mperature Range	TJ	-55 -40 0	+ 150 + 150 + 125	°C

SG1526, SG2526, SG3526

ELECTRICAL CHARACTERISTICS (V_{CC} = +15 Vdc, T_J = T_{low} to T_{high} [Note 4] unless otherwise specified)

Characteristic	Symbol		1526/2	_		SG3526	_	Unit
Characteristic	- Cyllibor	Min	Тур	Max	Min	Тур	Max	
REFERENCE SECTION (Note 5)	5 (828/58	Inch	mg.		all	e la constante		
Reference Output Voltage (T _J = +25°C)	Vref	4.95	5.00	5.05	4.90	5.00	5.10	V
Line Regulation (+8.0 V ≤ V _{CC} ≤ +35 V)	Regline	- jas	10	20	18vau	10	30	mV
Load Regulation, 0 mA ≤ I _L ≤ 20 mA	Regload	-	10	30	-	10	50	mV
Temperature Stability	ΔV _{ref} /ΔT _J	_ 36	15	50	- Inves	15	50	mV
Total Reference Output Voltage Variation (+8.0 V \leq V _{CC} \leq +35 V, 0 mA \leq I _L \leq 20 mA)	ΔV _{ref}	4.90	5.00	5.10	4.85	5.00	5.15	٧
Short Circuit Current (V _{ref} = 0 V)	Isc	25	50	100	25	50	100	mA
UNDERVOLTAGE LOCKOUT				and herealthy				
Reset Output Voltage (Vref = +3.8 V)	001 00	981	0.2	0.4	-	0.2	0.4	٧
Reset Output Voltage (Vref = +4.8 V)	0.6- -	2.4	4.8	-	2.4	4.8	January 3	٧
OSCILLATOR SECTION (Note 6)						9(5)	WEST THE	1501
Initial Accuracy (T_J = +25°C)	19 1 -		±3.0	±8.0	I -	±3.0	±8.0	%
Frequency Stability over Power Supply Range (+8.0 V ≤ V _{CC} ≤ +35 V)	Δf _{osc} ΔVCC	1-2	0.5	1.0	-	0.5	1.0	%
Frequency Stability over Temperature (ΔT _J = T _{low} to T _{high})	Δf _{OSC} ΔT _J	-	7.0	10	-	3.0	5.0	%
Minimum Frequency ($R_T = 150 \text{ k } \Omega$, $C_T = 20 \mu\text{F}$)	f _{min}	7 10	I I I I I	1.0	-		1.0	Hz
Maximum Frequency (R _T = 2.0 kΩ, C _T = 0.001 μ F)	fmax	400		-	400	-	Arti COS N	kHz
Sawtooth Peak Voltage (V _{CC} = +35 V)	V _{osc(P)}	_ 30	3.0	3.5	-	3.0	3.5	٧
Sawtooth Valley Voltage (V _{CC} = +8.0 V)	V _{osc(V)}	0.5	1.0	-	0.5	1.0	/ <u>.no</u> .nog	٧
ERROR AMPLIFIER SECTION (Note 7)	6.0					5797	100	
Input Offset Voltage (R _S ≤ 2.0 kΩ)	VIO		2.0	5.0	-	2.0	10	mV
Input Bias Current	IB	_	-350	-1000	3/30	-350	-2000	nA
Input Offset Current	110	_	35	100	_	35	200	nA
DC Open Loop Gain (R _L ≥ 10 MΩ)	Avol	64	72		60	72	100 T 100	dB
High Output Voltage (VPin 1-VPin 2 ≥ +150 mV, I _{source} = 100 μA)	Voн	3.6	4.2	-	3.6	4.2	13 Cef ×	٧
Low Output Voltage (VPin 2-VPin 1 ≥ +150 mV, I _{sink} = 100 μA)	VOL	-	0.2	0.4	- bed	0.2	0.4	٧
Common Mode Rejection Ratio (R _S ≤ 2.0 kΩ)	CMRR	70	94	-	70	94	Ed Two	dB
Power Supply Rejection Ratio (+12 V ≤ V _{CC} ≤ +18 V)	PSRR	66	80	-	66	80	-	dB
PWM COMPARATOR SECTION (Note 6)								
Minimum Duty Cycle (Vcompensation = +0.4 V)	DC _{min}	-		0	-	-	0	%
Maximum Duty Cycle (Vcompensation = +3.6 V)	DC _{max}	45	49	-	45	49	-	%

			T	SG1526/2526			SG3526			10000
Characteristic		Syn	nbol	Min	Typ	Max	Min	Typ	Max	Unit
DIGITAL PORTS (SYNC, SHUTDOWN	RESET	OD.B		-	.,,,,	- Nun		.,,,	- Max	110111101
Output Voltage — High Logic Level (I _{source} = 40 μA)	Au	-	ЭН	2.4	4.0	-	2.4	4.0	3 - V	٧
Output Voltage — Low Logic Level (I _{Sink} = 3.6 mA)	50	V	OL	₹ran	0.2	0.4	-	0.2	0.4	V
Input Current — High Logic Level (V _{IH} = +2.4 V)	01.0	II	Н	-101	-125	-200	>,T>A	-125	-200	μА
Input Current — Low Logic Level (V _{IL} = +0.4 V)		I	IL	-	-225	-360	-	-225	-360	μΑ
CURRENT LIMIT COMPARATOR SEC	TION (No	ote 8)						- Comment		7 17 17 17
Sense Voltage $(R_S \leq 50 \Omega)$		V _{se}	ense	90	100	110	80	100	120	m\
Input Bias Current		- II	В	-	-3.0	-10	-	-3.0	-10	μΔ
SOFT-START SECTION							(8) 0	roldi Idori	toaz agi	FALIE
Error Clamp Voltage (Reset = +0.4 V)	0.85	0.65		-	0.1	0.4	-	0.1	0.4	٧
CSoft-Start Charging Current (Reset ≠ +2.4 V)		,lc	cs	50	100	150	50	100	150	μΑ
OUTPUT DRIVERS (Each Output, V _C = +15 Vdc unless other	wise spe	cified)		LT/				lyig	ed Test yee	
Output High Level I _{source} = 20 mA I _{source} = 100 mA		Vo	ЭН	12.5	13.5 13		12.5 12	13.5 13	YOUNGY Producers	٧
Output Low Level sink = 20 mA sink = 100 mA	3.5	V	OL	_(9)8	0.2	0.3	_	0.2	0.3	٧
Collector Leakage, V _C = +40 V		IC(I	eak)	_(1/10	50	150	_	50	150	μΑ
Rise Time (C _L = 1000 pF)		t	r	_	0.3	0.6	- The be	0.3	0.6	μS
Fall Time (C _L = 1000 pF)	n a	t	f	-	0.1	0.2	-	0.1	0.2	μS
Supply Current		Ic	C	-	18	30	-	18	30	m/
(Shutdown = +0.4 V, V _{CC} = +35 V, R _T = 4.12 kΩ)	6007 -	196-							Transit u.O	1018
Notes: 4. T _{low} = -55°C for SG1526 -40°C for <u>\$</u> G2526						An Logo Gain a 10 Mgs				
0°C for SG3526 Thigh = +150°C for SG1526/2526 +125°C for SG3526										
5. I _L = 0 mA unless otherwise noted. 6. f _{OSC} = 40 kHz (R _T = 4.12 kΩ ±1%, C _T = 0.01 μF ±1%, R _D = 0 Ω)										
7. 0 V \leq V _{CM} \leq +5.2 V 8. 0 V \leq V _{CM} \leq +12 V										

TYPICAL CHARACTERISTICS

FIGURE 1 — SG1526 REFERENCE STABILITY
OVER TEMPERATURE




FIGURE 2 — REFERENCE VOLTAGE AS A FUNCTION SUPPLY VOLTAGE




FIGURE 3 — ERROR AMPLIFIER OPEN LOOP




FIGURE 4 - CURRENT LIMIT




FIGURE 5 — UNDERVOLTAGE LOCKOUT CHARACTERISTIC




FIGURE 6 — OUTPUT DRIVER SATURATION VOLTAGE AS A FUNCTION OF SINK CURRENT




FIGURE 7 — V_C SATURATION VOLTAGE AS A FUNCTION OF SINK CURRENT




FIGURE 8 - SG1526 OSCILLATOR PERIOD




FIGURE 9 - SG1526 ERROR AMPLIFIER

FIGURE 10 - SG1526 UNDERVOLTAGE LOCKOUT





FIGURE 11 - SG1526 PULSE PROCESSING LOGIC



The metering FLIP-FLOP is an asynchronous data latch which suppresses high frequency oscillations by allowing only one PWM pulse per oscillator cycle.

The memory FLIP-FLOP prevents double pulsing in a push-pull configuration by remembering which output produced the last pulse.

APPLICATIONS INFORMATION

FIGURE 12 — EXTENDING REFERENCE OUTPUT CURRENT CAPABILITY




FIGURE 13 - ERROR AMPLIFIER CONNECTIONS




FIGURE 14 - OSCILLATOR CONNECTIONS




FIGURE 15 - FOLDBACK CURRENT LIMITING




FIGURE 16 - SG1526 SOFT-START CIRCUITRY





FIGURE 17 - DRIVING VMOS POWER FETS



The totem-pole output drivers of the SG1526 are ideally suited for driving the input capacitance of power FETs at high speeds.

FIGURE 18 — HALF-BRIDGE CONFIGURATION




FIGURE 20 - SINGLE-ENDED CONFIGURATION






FIGURE 19 — FLYBACK CONVERTER



plished by using the current limit comparator output to reset the soft-start capacitor.





Specifications and Applications Information

CONTROL IC FOR MAINS ISOLATED FREELY OSCILLATING FLYBACK CONVERTER

The bipolar integrated circuit TDA4600 drives, regulates and monitors the switching transistor in a power supply based on freely oscillating flyback converters.


Due to the wide regulating range and the high voltage stability during large load changes, SMPS for Hi-Fi equipment and active loudspeakers can be realized as well as applications in TV receivers and video recorders.

The TDA4600 is available in a 9-pins SIP plastic medium power package. The ambient temperature during operation can be from $-15\,^{\circ}\text{C}$ to $+85\,^{\circ}\text{C}$.

Main Features:

- Wide operational range
- · High voltage stability even at high load changes
- Direct control of switching transistor
- Low start-up current
- · Linear foldback of the overload characteristic
- Base drive proportional to the current through the power switching transistor


BLOCK DIAGRAM



TDA4600

FLYBACK CONVERTER REGULATOR CONTROL CIRCUIT

SILICON MONOLITHIC INTEGRATED CIRCUIT



ORDERING INFORMATION						
Device	Temperature Range	Package				
TDA 4600	-15 °C to +85 °C	Plastic SIP				

Issue 1 - March 83

TDA4600





MAXIMUM RATINGS

Rating		Value Unit		Rating	Value	Unit	
Supply voltage	V9	20	V	Sink output current	17	- 1.5	А
Sink output voltage	V7	0 to V9	V	Source output current	18	1.5	A
Source output	V ₈ V ₇ - V ₈	0 to V9 ± 6	V V	Junction temperature	я тј. Ја	+150	°C
Reference output	36/18 In	- 10 to + 1	mA	Storage temperature	T _{stg}	-40 to +125	°C
Zero passage Control amplifier	l ₂	- 3 to +3 - 3 to 0	mA mA	Thermal resistance (junction to air)	R _{th} JA	70	°C/W
Collector current balancing Trigger input	14 15	- 2 to +5 - 2 to +3	mA mA	Thermal resistance (junction to case)	R _{th} JC	15	°C/W

ELECTRICAL CHARACTERISTICS (TA = +25 °C Unless Otherwise Stated)

OPERATING CONDITIONS	Symbol	Fig. No.	Min.	Тур.	Max.	Unit.
Supply voltage	V9		BT CSEIV	One m	18	V
Ambient temperature	Tamb		-15	AABOC	85	°C

START OPERATION

Current consumption (V ₁ not yet switched)	19	1	1 1 1 1 1 1		0.5	mA
V9 = 3 V	19	1 996	er lenois	1.5	2.0	mA
V9 = 5 V	19	1 1	Hickory o	2.4	3.2	mA
V9 = 10 V	V9	1	11.3	11.8	12.3	V
Turn-on point forV ₁	1012121		NR IN TO	aneo au		

NORMAL OPERATION (V9 = 10 V; $V_{reg} = -10 V$; $V_{pulse} = \pm 0.5 V$; f = 20 kHz; duty cycle: $\frac{1}{2}$ after the turn-on process is completed.

1977	ENT THE PROPERTY AND THE	STEEL PAY WHELE	EL MANERA IN	DALIN C		_
Current consumption V _{reg} = −10 V	19	1	110	135	160	mA
V _{reg} = 0	l9	1	55	85	110	mA
Reference voltage V ₁ < 0.1 mA	V ₁	1	4.0	4.2	4.5	V
V ₁ = 5 mA	V1	1	4.0	4.2	4.4	V
Reference voltage temperature coefficient	TC ₁	1		100		ppm
	MARDI	REGISTED SE				/°C
Feedback voltage	V2*	1		0.2		V
Regulating voltage V _{reg} = 0 V	V3	1	2.3	2.6	2.9	V
Collector current balancing voltage					-	
V _{reg} = 0 V	V4*	1	1.8	2.2	2.5	V
V _{reg} = 0 V/-10 V	△ V4*	1	0.3	0.4	0.5	V
Max trigger input voltages limitation	V ₅	1	5.5	6.3	7.0	V
Output voltages			- 8	M		
Vreg = 0 V	V7*	1	2.7	3.3	4.0	V
Vreg = 0 V	V8*	1	2.7	3.4	4.0	V
V _{reg} = 0 V/- 10 V	△ V8*	1	1.4	1.8	2.2	V

PROTECTIVE OPERATION (Vg = 10 V; V_{reg} = -10 V; V_{pulse} = \pm 0.5 V; f = 20 kHz; duty cycle: $\frac{1}{2}$

Current consumption (V ₅ < 1.8 V)		19	1	14	20	26	mA
Turn-off voltage (V ₅ < 1.8 V)		V7	1	1.3	1.5	1.8	V
External trigger input		V4	1	1.8	2.1	2.5	V
Enable voltage (Vreg = OV)		V ₅	1		2.4	2.7	V
Disabled voltage (Vreg = OV)		V ₅	1	1.8	2.2		V
Supply voltage disabling V8 (Vreg	= OV)	V9	1	6.7	7.4	7.8	V

^{*}Only DC portion.

ELECTRICAL CHARACTERISTICS (TA = +25 °C Unless Otherwise Stated)

RANGE OF OPERATION		Symbol	Fig. No.	·Min.	Тур.	Max.	Unit
Turn-on time (secondary voltages)	bellon	+on	2	selt po	350	450	ms
Voltage change When S_3 = closed (ΔP_3 = 19 W audio frequency output power)		ΔV2	2	S (used) Ne regu 2 V for	100	500	mV
When S_2 = closed ($\triangle P_2$ = 15 W)		ΔV2	2	dblot to	500	1000	mV
Standby operation (secondary useable power = 3 W)		ne carifely		iper pri	and a	to also it.	b not
When S_1 = open		∆V2	2	eller Jen	20	30	V
		f	2	70	75	STORING .	kHz
		Pprim	2	Ban teán	10	12	VA

The heat sink must be optimized, taking the maximum data $(T_j, R_{thJC}, R_{thJA}, T_{amb})$ into consideration.

FIGURE 1 - MEASURING CIRCUIT





FIGURE 2 - TEST DIAGRAM: NORMAL OPERATION



CIRCUIT DESCRIPTION

The TDA4600 regulates, controls, and protects the switching transistor in flyback converter power supplies at starting, normal and overload operation.

A. Starting behaviour

At the start-up there are three consecutive operation states.

- 1. An internal reference voltage is created. It supplies the voltage regulator and enables the supply to the coupling electrolytic capacitor and the switching transistor. For a supply voltage of $Vg = 12 \, V$, the current Ig is less than $3.2 \, mA$.
- 2. Release of the internal reference voltage $V_1=4~V$. This voltage is suddenly available when $V_9=12~V$ and enables all parts of the IC to be supplied from the control logic with thermal and overload protection.
- 3. Release of control logic. As soon as the reference voltage is available, the control is switched on through an additional stabilization circuit.

This start-up sequence is necessary for driving the switching transistor through the coupling electrolytic capacitor.

B. Normal Operation

Zero crossing detection is sensed on pin 2 and linked to the control logic

The signal picked up on the feedback winding is applied, after filtering, to pin 3 (used for input regulation and for overload protection). The regulating section works with an input voltage of about 2 V for normal regulation and a current of about 1.4 mA for foldback operation. Together with the collector current simulation pin 4, the overload recognition defines the operating region of the regulating amplifier depending on the internal reference voltage. The simulation of the collector current is generated by an external RC network at pin 4 and an internally set voltage level.

For a constant mains and for a given output power on the load ${}^{(t)}$ on fixed) less than the maximum output power, a decrease of C pin 4 produces an increase of the current sent to the base of the power switching transistor. So the foldback point is reached earlier. The regulation range starts from a 2 V DC level which is the bottom of a sawtooth waveform whose top is limited at 4 V (reference voltage).

A secondary load of 19 W produces a switching frequency of about 50 KHz at an almost constant duty cycle (approx. 3). Furthermore, when the switchmode power supply delivers approximately 3 W, the switching frequency jumps to about 70 KHz at a duty cycle of approx. 11. At the same time, the collector peak current falls below 1A.

The comparison of the output level of the regulating amplifier, the overload detection and the collector current simula-

tion drives the control logic. An additional steering control and blocking possibility is offered thru pin 5. When the voltage applied on pin 5 falls below 2.2 V then the source output (pin 8) is blocked.

The control logic is set according to the start-up circuit, the zero crossing detection and the trigger enabling. This logic drives the base current amplifier and the base current shutdown. The base current amplifier drives the source output (pin 8) proportionnally to the sawtooth voltage (pin 4). A current feedback is performed by an external shunt inserted between pin 8 and the base of the switching power transistor. This shunt value determines the maximum amplitude of the base current drive.

C. Protective features

The base current shut-down, released by the control logic, clamps the sink output (pin 7) at 1.6 V, turning off the switching transistor. This feature will be released if the voltage on pin 9 is less than 7.4 V, or if the applied voltage on pin 5 is less than 2.2 V. In case of a short circuit of the secondary windings, the TDA4600 continuously monitors the fault condition

In standby operation the circuit is set to a high duty cycle. The total power consumption of the power supply is held below 6 to 10 W. Once the output is blocked (due to the supply voltage coming down to 7.4 V), a further voltage reduction to 6 V switches off the reference voltage.

FIGURE 3 - FREQUENCY VERSUS OUTPUT POWER




FIGURE 4 - EFFICIENCY VERSUS OUTPUT POWER




FIGURE 5 - LOAD CHARACTERISTICS $V_2 = f(I_{Q2})$





FIGURE 6 - OUTPUT VOLTAGE V₂ (mains change)



TEST CIRCUIT AND TYPICAL APPLICATION (see figure 7 on the next page)

This application circuit shown in figure 7 represents a blocking converter for color TV sets with 30 W to 120 W of output power and mains voltages from 160 V to 270 V.

This circuit showns the low number of external components. Inspite of regulation on the primary side, high voltage stability of the various secondary voltages is achieved even with large load changes.

For mains isolation and transformation to the desired secondary voltages, a transformer with ferrite core is used.


SPECIAL FEATURES OF THE FLYBACK CONVERTER POWER SUPPLY USING THE TDA4600


- · Direct driving of the power switching transistor
- · Low starting current, defined starting behaviour also at

slowly rising mains voltage

- Short-circuit proof and open-loop resistant circuit. In both cases a power of only 6 to 10 W is consumed. Linear foldback characteristic at overload
- · Automatic restart after elimination of the overload
- Efficiency of more than 80% at an output power of 40 to 100 W
- Frequency of oscillation between 20 kHz (100 W) and 70 kHz (without load)
- Simple RF I suppression
- Good regulation of load current and mains voltage variations. At a mains voltage variation between 170 and 240 V the output voltage of 150 V will change only by about 2 V.

FIGURE 7 - TYPICAL APPLICATION








TL431 series

Specifications and Applications Information

PROGRAMMABLE PRECISION REFERENCES

The TL431 integrated circuits are three-terminal programmable shunt regulator diodes. These monolithic IC voltage references operate as a low temperature coefficient zener which is programmable from V_{ref} to 36 volts with two external resistors. These device exhibit a wide operating current range of 1.0 to 100 mA with a typical dynamic impedance of 0.22 Ω . The characteristics of these references make them excellent replacements for zener diodes in many applications such as digital voltmeters, power supplies, and op amp circuitry. The 2.5 volt reference makes it convenient to obtain a stable reference from 5.0 volt logic supplies, and since the TL431 operates as a shunt regulator, it can be used as either a positive or negative voltage reference.

- Programmable Output Voltage to 36 Volts
- Low Dynamic Output Impedance, 0.22 Ω Typical
- Sink Current Capability of 1.0 to 100 mA.
- Equivalent Full-Range Temperature Coefficient of 50 ppm/°C Typical
- Temperature Compensated for Operation over Full Rated Operating Temperature Range
- Low Output Noise Voltage



PROGRAMMABLE PRECISION REFERENCES

SILICON MONOLITHIC INTEGRATED CIRCUITS

LP SUFFIX
PLASTIC PACKAGE
CASE 29
TO-92




Pin 1. Reference

2. Anode

3. Cathode

(Top View)



8 1

P SUFFIX
PLASTIC DUAL-IN-LINE PACKAGE
CASE 626

(Top View)





JG SUFFIX
CERAMIC DUAL-IN-LINE PACKAGE
CASE 693

ORDERING INFORMATION

Device	Temperature Range	Package Plastic TO-92		
TL431CLP	0 to +70°C			
TL431CP	0 to +70°C	Plastic DIP		
TL431CJG	0 to +70°C_	Ceramic DIP		
TL431ILP	-40 to +85°C	Plastic TO-92		
TL431IP	-40 to +85°C	Plastic DIP		
TL431IJG	-40 to +85°C	Ceramic DIP		
TL431MJG	-55 to +125°C	Ceramic DIP		

TL431 series

MAXIMUM RATINGS (Full operating ambient temperature range applies unless otherwise noted.)

Rating	Symbol	Value	Unit
Cathode To Anode Voltage	VKA	37	V
Cathode Current Range, Continuous	IK	-100 to +150	mA
Reference Input Current Range, Continuous	l _{ref}	-0.05 to +10	mA
Operating Junction Temperature	TJ	150	°C
Operating Ambient Temperature Range TL431M TL431I TL431C	TA	-55 to +125 -40 to +85 0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Total Power Dissipation @ TA = 25°C Derate above 25°C Ambient Temperature LP Suffix Plastic Package P Suffix Plastic Package JG Suffix Ceramic Package	PD	0.775 1.10 1.25	W
Total Power Dissipation @ T _C = 25°C Derate above 25°C Case Temperature LP Suffix Plastic Package P Suffix Plastic Package JG Suffix Ceramic Package	P _D	1.5 3.0 3.3	w

THERMAL CHARACTERISTICS

Characteristics	Symbol	LP Suffix Package	P Suffix Package	JG Suffix Package	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta}JA$	178	114	100	°C/W
Thermal Resistance, Junction to Case	$R_{\theta JC}$	83	41	38	°C/W


RECOMMENDED OPERATING CONDITIONS

Condition/Value	Symbol	Min	Max	Unit
Cathode To Anode Voltage	VKA	V _{ref}	36	V
Cathode Current	1 _K	1.0	100	mA

ELECTRICAL CHARACTERISTICS (Ambient temperature at 25°C unless otherwise noted)


		TL431M		TL4311			TL431C			N.V.	
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Vlax Unit
Reference Input Voltage (Figure 1) VKA = V _{ref} , I _K = 10 mA	V _{ref}	2.440	2.495	2.550	2.440	2.495	2.550	2.440	2.495	2.550	V
Reference Input Voltage Deviation Over Temperature Range. (Figure 1, Note 1) $V_{KA} = V_{ref}$, $I_K = 10$ mA	△V _{ref}		15	44	1	7.0	30		3.0	17	mV
Ratio of Change in Reference Input Voltage to Change in Cathode to Anode Voltage $I_K = 10$ mA (Figure 2), $\triangle V_{KA} = 10$ V to V_{ref} $\triangle V_{KA} = 36$ V to 10 V		_	-1.4 -1.0	-2.7 -2.0		-1.4 -1.0	-2.7 -2.0		-1.4 -1.0	-2.7 -2.0	mV/V
Reference Input Current (Figure 2) I _K = 10 mA, R1 = 10 k, R2 = ∞	l _{ref}	1-1	1.8	4.0	-20	1.8	4.0	1	1.8	4.0	μА
Reference Input Current Deviation Over Temperature Range. (Figure 2) I _K = 10 mA, R1 = 10 k, R2 = ∞	△lref	-	1.0	3.0	- Lyra	0.8	2.5	R	0.4	1.2	μА
Minimum Cathode Current For Regulation VKA = V _{ref} (Figure 1)	I _{min}		0.5	1.0	r.	0.5	1.0		0.5	1.0	mA
Off-State Cathode Current (Figure 3) VKA = 36 V, V _{ref} = 0 V	loff	-	2.6	1000	de (A)	2.6	1000	tenim	2.6	1000	nA
Dynamic Impedance (Figure 1, Note 2) V _K A = V _{ref} , ∆I _K = 1.0 mA to 100 mA f ≤ 1.0 kHz	Zka	-	0.22	0.5	-	0.22	0.5	-	0.22	0.5	Ω

FIGURE 1 — TEST CIRCUIT FOR VKA = Vref FIGURE 2 — TEST CIRCUIT FOR VKA > Vref FIGURE 3 — TEST CIRCUIT FOR Ioff



Note 1

The deviation parameter ΔV_{ref} is defined as the differences between the maximum and minimum values obtained over the full operating ambient temperature range that applies.



The average temperature coefficient of the reference input voltage, α V_{ref}, is defined as:

$$_{\alpha}\,V_{ref}\,\,\frac{ppm}{^{\circ}C}\,\,=\,\frac{\left(\frac{\triangle V_{ref}}{V_{ref}\,@\,25^{\circ}C}\right)\!\times\,10^{6}}{\triangle T_{A}}=\frac{\triangle V_{ref}\times10^{6}}{\triangle T_{A}\,(V_{ref}\,@\,25^{\circ}C)}$$

 αV_{ref} can be positive or negative depending on whether V_{ref} Min or V_{ref} Max occurs at the lower ambient temperature. (Refer to Figure 6)

Example: $\triangle V_{ref}$ = 8.0 mV and slope is positive, V_{ref} @ 25°C = 2.495 V, $\triangle T_A$ = 70°C

$$\alpha V_{\text{ref}} = \frac{0.008 \times 10^6}{70 (2.495)} = 45.8 \text{ ppm/°C}$$


Note 2


The dynamic impedance Zka is defined as:


$$|Z_{ka}| = \frac{\triangle V_{KA}}{\triangle I_{K}}$$


When the device is programmed with two external resistors, R1 and R2, (refer to Figure 2) the total dynamic impedance of the circuit is defined as:


$$|Z_{ka}'| \approx |Z_{ka}| \left(1 + \frac{R1}{R2}\right)$$














FIGURE 9 - OFF-STATE CATHODE CURRENT

FIGURE 10 — DYNAMIC IMPEDANCE versus FREQUENCY




FIGURE 11 — DYNAMIC IMPEDANCE versus AMBIENT TEMPERATURE




FIGURE 12 — OPEN LOOP VOLTAGE GAIN

Versus FREQUENCY

FIGURE




FIGURE 13 - SPECTRAL NOISE DENSITY




FIGURE 14 - PULSE RESPONSE




FIGURE 15 - STABILITY BOUNDARY CONDITIONS




FIGURE 16 — TEST CIRCUIT FOR CURVE A OF STABILITY BOUNDARY CONDITIONS





FIGURE 17 — TEST CIRCUIT FOR CURVES B, C, AND D
OF STABILITY BOUNDARY CONDITIONS



TYPICAL APPLICATIONS WAS SEATING SOCIALISM - STEERINGS

FIGURE 18 - SHUNT REGULATOR




FIGURE 19 - HIGH CURRENT SHUNT REGULATOR




FIGURE 20 — OUTPUT CONTROL OF A THREE-TERMINAL FIXED REGULATOR




FIGURE 21 - SERIES PASS REGULATOR




FIGURE 22 — CONSTANT CURRENT SOURCE




FIGURE 23 — CONSTANT CURRENT SINK




FIGURE 24 - TRIAC CROWBAR




FIGURE 25 - SCR CROWBAR





FIGURE 26 - VOLTAGE MONITOR


FIGURE 27 — SINGLE-SUPPLY COMPARATOR WITH TEMPERATURE-COMPENSATED THRESHOLD



L.E.D. indicator is 'on' when V+ is between the upper and lower limits.

$$Lower \ Limit = \left(1 + \frac{R1}{R2}\right) V_{ref}$$

Upper Limit =
$$\left(1 + \frac{R3}{R4}\right) V_{ref}$$



Vin	Vout
<v<sub>ref</v<sub>	· V+
>V _{ref}	≈ 2.0 V

47 k




FIGURE 29 - SIMPLE 400 mW PHONO AMPLIFIER ₹330 T_{\parallel} = 330 Ω to 8.0 Ω 360 ≸ 1 0 uF 0.05 Tone Volume


56

FIGURE 30 - HIGH EFFICIENCY STEP-DOWN SWITCHING CONVERTER

*Thermalloy

THM 6024

Heatsink on LP Package



TEST	CONDITIONS	RESULTS
Line Regulation	V _{in} = 10 V to 20 V, I _o = 1.0 A	53 mV (1.1%)
Load Regulation	V _{in} = 15 V, I _o = 0A to 1.0 A	25 mV (0.5%)
Output Ripple	V _{in} = 10 V, I _o = 1.0 A	50 mV _{p-p} P.A.R.D.
Output Ripple	V _{in} = 20 V, I _o = 1.0 A	100 mV _{p-p} P.A.R.D.
Efficiency	V _{in} = 15 V, l _o = 1.0 A	82%



TL494 TL495

LASA, TLASS

Specifications and Applications Information


SWITCHMODE PULSE WIDTH MODULATION CONTROL CIRCUITS


The TL494 and TL495 are fixed frequency, pulse width modulation control circuits designed primarily for Switchmode power supply control. These devices feature:

- Complete Pulse Width Modulation Control Circuitry
- On-Chip Oscillator With Master Or Slave Operation
- On-Chip Error Amplifiers
- On-Chip 5 Volt Reference
- Adjustable Dead-Time Control
- Uncommitted Output Transistors For 200 mA Source Or Sink
- Output Control For Push-Pull Or Single-Ended Operation
- On-Chip 39 Volt Zener (TL495 Only)
- Output Steering Control (TL495 Only)


SWITCHMODE PULSE WIDTH MODULATION CONTROL CIRCUITS

SILICON MONOLITHIC INTEGRATED CIRCUITS





The TL494C/495C are specified over the commercial operating range of 0°C to 70°C. The TL494I/495I are specified over the industrial range of -25°C to 85°C. The TL494M is specified over the full military range of -55°C to 125°C.



OR	DERING INFORM	IATION
Device	Temperature Range	Package
TL494CN	0 To 70°C	Plastic DIP
TL494CJ	0 To 70°C	Ceramic DIP
TL494IN	− 25 To 85°C	Plastic DIP
TL494IJ	− 25 To 85°C	Ceramic DIP
TL494MJ	- 55 To 125°C	Ceramic DIP
	O TUQZOU	
TL495CN	0 To 70°C	Plastic DIP
TL495CJ	0 To 70°C	Ceramic DIP
TL495IN	−25 To 85°C	Plastic DIP
TL495IJ	- 25 To 85°C	Ceramic DIP

FIGURE 1 — BLOCK DIAGRAM





FIGURE 2 — TIMING DIAGRAM



Description

The TL494/495 are fixed-frequency pulse width modulation control circuit, incorporating the primary building blocks required for the control of a switching power supply. (See Figure 1.) An internal-linear sawtooth oscillator is frequency-programmable by two external components, R_{T} and $C_{T}.$ The oscillator frequency is determined by:

$$f_{OSC} \approx \frac{1.1}{R_T \cdot C_T}$$

Output pulse width modulation is accomplished by comparison of the positive sawtooth waveform across capacitor C_T to either of two control signals. The NOR gates, which drive output transistors Q1 and Q2, are enabled only when the flip-flop clock-input line is in its low state. This happens only during that portion of time when the sawtooth voltage is greater than the control signals. Therefore, an increase in control-signal amplitude causes a corresponding linear decrease of output pulse width. (Refer to the timing diagram shown in Figure 2.)

The control signals are external inputs that can be fed into the dead-time control, the error amplifier inputs, or the feedback input. The dead-time control comparator has an effective 120 mV input offset which limits the minimum output dead time to approximately the first 4% of the sawtooth-cycle time. This would result in a maximum duty cycle on a given output of 96% with the output control grounded, and 48% with it connected to the reference line. Additional dead time may be imposed on the output by setting the dead time-control input to a fixed voltage, ranging between 0 to 3.3 V.

The pulse width modulator comparator provides a means for the error amplifiers to adjust the output pulse width from the maximum percent on-time, established by the dead time control input, down to zero, as the

voltage at the feedback pin varies from 0.5 to 3.5 V. Both error amplifiers have a common-mode input range from -0.3 V to (VCC -2 V), and may be used to sense power-supply output voltage and current. The error-amplifier outputs are active high and are ORed together at the non-inverting input of the pulse-width modulator comparator. With this configuration, the amplifier that demands minimum output on time, dominates control of the loop.

When capacitor CT is discharged, a positive pulse is generated on the output of the dead-time comparator, which clocks the pulse-steering flip-flop and inhibits the output transistors, Q1 and Q2. With the output-control connected to the reference line, the pulse-steering flipflop directs the modulated pulses to each of the two output transistors alternately for push-pull operation. The output frequency is equal to half that of the oscillator. Output drive can also be taken from Q1 or Q2, when single-ended operation with a maximum on-time of less than 50% is required. This is desirable when the output transformer has a ringback winding with a catch diode used for snubbing. When higher output-drive currents are required for single-ended operation, Q1 and Q2 may be connected in parallel, and the output-mode pin must be tied to ground to disable the flip-flop. The output frequency will now be equal to that of the oscillator.

The TL494/495 has an internal 5 V reference capable of sourcing up to 10 mA of load current for external bias circuits. The reference has an internal accuracy of $\pm 5\%$ with a thermal drift of less than 50 mV over an operating temperature range of 0 to $\pm 10\%$ c.

The TL495 contains an on-chip 39 volt zener diode for high voltage applications where V_{CC} is greater than 40 volts, and an output steering control that overrides the internal control of the pulse-steering flip-flop. (Refer to the functional table shown in figure 3.)

FIGURE 3 — FUNCTIONAL TABLE

Inp	uts		fout
Output Control	Steering Control	Output Function	f _{osc} =
Grounded	Open	Single-ended P.W.M. at Q1 and Q2	a Crange with
At V _{ref}	Open	Push-pull operation	0.5
At V _{ref}	V1 <0.4 V	Single-ended P.W.M. at Q1 only	ry oplant
At V _{ref}	V1 >2.4 V	Single-ended P.W.M. at Q2 only	1

MAXIMUM RATINGS (Full operating ambient temperature range applies unless otherwise noted)

Rating	Symbol	TL494M	TL494I/TL495I	TL494C/TL495C	Unit
Power Supply Voltage	Vcc	42	42	42	V
Collector Output Voltage	V _{C1} , V _{C2}	42	42	42	V
Collector Output Current (each transistor)	IC1, IC2	250	250	250	mA
Amplifier Input Voltage	Vin	V _{CC} + .03	V _{CC} + .03	V _{CC} + .03	٧
Power Dissipation (a T _A ≤ 45°C	PD	1000	1000	1000	mW
Operating Junction Temperature	so ned T _J	150	150	150	°C
Operating Ambient Temperature Range	TA	-55 to 125	- 25 to 85	0 to 70	°C
Storage Temperature Range	T _{stg}	- 65 to 150	-65 to 150	-65 to 150	°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	J Suffix Ceramic Package	N Suffix Plastic Package	Unit
Thermal Resistance, Junction to Ambient	RoJA	100	80	°C/W
Power Derating Factor	1/RoJA	10.0	12.5	mW/°C
Derating Ambient Temperature	TA	50 9191000	see I golon 45 and a see	°C

RECOMMENDED OPERATING CONDITIONS

Condition/Value	en ins sinen	TL494/TL495				
	Symbol	Min.	Тур.	Max.	Unit	
Power Supply Voltage	Vcc	7.0	w tashe 15 and V	40	V	
Collector Output Voltage	V _{C1} , V _{C2}	mately the	30	40	V	
Collector Output Current (each transistor)	IC1, IC2	Jiugat blud	as sull "alum ap	200	mA	
Amplifier Input Voltage	Vin	- 0.3	Linting 250 box	V _{CC} - 2.0	V	
Current Into Feedback Terminal	If.b.	-n ni ad yan	enal d es t time	0.3	mA	
Reference Output Current	Iref	lo <u>u</u> ndo em	if baab <u>a</u> dt gnit	10	mA	
Timing Resistor	RT	1.8	30	500	kΩ	
Timing Capacitor	CT	0.00047	0.001	10	μF	
Oscillator Frequency	fosc	1.0 delete	40	200	kHz	

ELECTRICAL CHARACTERISTICS ($V_{CC}=15~V$, $f_{OSC}=10~kHz$ unless otherwise noted.) For typical values $T_A=25^{\circ}C$, for min/max values T_A is the operating ambient temperature range that applies unless otherwise noted.

Characteristic	0	TL494M			TL494C, I/TL495C, I			
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE SECTION								
Reference Voltage (I _O = 1.0 mA)	V _{ref}	4.75	5.0	5.25	4.75	5.0	5.25	V
Reference Voltage Change with Temperature (ΔΤ _A = Min to Max)	ΔV _{ref} (_Δ T)	bañña-si	0.2	2.0	-	1.3	2.6	%
Input Regulation (VCC = 7.0 V to 40 V)	Regline	bebrie-el	2.0	25	v -	2.0	25	mV
Output Regulation (IO = 1.0 mA to 10 mA)	Regload	beh <u>u</u> s-sl	3.0	15	VI	3.0	15	mV
Short-Circuit Output Current (Vref = 0 V, TA = 25°C)	Isc	10	35	50	-	35	-	mA

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15 \text{ V}$, $f_{OSC} = 10 \text{ kHz}$ unless otherwise noted.) For typical values $T_A = 25^{\circ}\text{C}$, for min/max values T_A is the operating ambient temperature range that applies unless otherwise noted.

A 1 22 1 25		1477		TL494M		TL49	4C, I/TL49	5C, I	7400
Characteristic	Symb		Min	Тур	Max	Min	Тур	Max	Unit
OUTPUT SECTION									
Collector Off-State Current (VCC = 40 V, VCE = 40 V)		IC(off)	(5 1 a)	2.0	100	iormaa	2.0	100	μА
Emitter Off-State Current (V _{CC} = 40 V, V _C = 40 V, V _E = 0 V)		IE(off)	-	-	- 150	-	25 V)	- 100	μА
Collector-Emitter Saturation Voltage Common-Emitter (VF = OV, IC = 200 mA)	- Ep	V _{sat(C)}	T	1.1	1.5	= TR 34 18 34 1	1.1	1.3	V
Emitter-Follower $(V_C = 15 \text{ V}, I_C = 200 \text{ mA})$		V _{sat(E)}		1.5	2.5	_th mi	1.5	2.5	٧
Output Control Pin Current Low State (VOC ≤ 0.4 V)		OCL	-	10	-		10	ROTAL	μА
High State (V _{OC} = V _{ref})		Госн	+	0.2	3.5	00 kills	0.2	3.5	mA
Output Voltage Rise Time (T _A = 25°C) Common-Emitter (See Figure 13)		tr	+	100	200	10=1=17* 20 E(1)	100	200	ns
Emitter-Follower (See Figure 14)		1973	12 +	100	200	Spetti	1.00	200	ns
Output Voltage Fall Time (T _A = 25°C) Common-Emitter (See Figure 13)		tf		25	100	TA - 25	25	100	ns
Emitter-Follower (See Figure 14)		(Tx1.000	_	40	100	The state of the s	40	100	ns

a	0 1 -1		TL494/TL495		
Characteristic	Symbol	Min	Тур	Max	Unit
ERROR AMPLIFIER SECTIONS			*		
Input Offset Voltage (VO (Pin 3) = 2.5 V)	VIO		2.0	10, J man	mV
Input Offset Current (VO (Pin 3) = 2.5 V)	10	-	5.0	250	nA
Input Bias Current (VO (Pin 3) = 2.5 V)	IB	L	0.1	Her1.0 (Et n	μА
Input Common-Mode Voltage Range (V _{CC} = 7.0 V to 40 V)	VICR	-0.3	_	V _{CC} - 2.0	٧
Open-Loop Voltage Gain $(\Delta V_{O} = 3.0 \text{ V}, V_{O} = 0.5 \text{ to } 3.5 \text{ V},$ $R_{L} = 2.0 \text{ k}\Omega)$	AVOL	70	95	2mAl_ rent m 181 = 1,0 V)	dB
Unity-Gain Crossover Frequency (V _O = 0.5 to 3.5 V, R _L = 2.0 kΩ)	fc		350	BOINBO	kHz
Phase Margin at Unity-Gain (V _O = 0.5 to 3.5 V, R _L = 2.0 kΩ)	0m	InagD	65	Supply-Current at Vest All Other in	deg.
Common-Mode Rejection Ratio (VCC = 40 V)	CMRR	65	90	(A CP	dB
Power Supply Rejection Ratio (ΔV _{CC} = 33 V, V _O = 2.5 V, R _L = 2.0 kΩ)	PSRR	-	100	Supply Current or at = 20 V/ (Set 1	dB
Output Sink Current (VO (Pin 3) = 0.7 V)	10-	0.3	0.7	engessam a si moliniyab	mA
Output Source Current (VO (Pin 3) = 3.5 V)	10+	- 2.0	-4.0	-	mA

TL494, TL495

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15 \text{ V}$, $f_{OSC} = 10 \text{ kHz}$ unless otherwise noted.) For typical values $T_A = 25 ^{\circ}\text{C}$, for min/max values T_A is the operating ambient temperature range that applies unless otherwise noted.

	Characteristic		0				
Characteristic		Symbol	Min	Тур	Max	Unit	
PWM COMPARATOR SECTION	(Test Circ	cuit Figure 1	ne grillusego ent a 2)				
Input Threshold Voltage (Zero duty cycle)		MINEAUT	VTH	-	3.5	4.5	V
Input Sink Current (V (Pin 3) = 0.7 V)	Natura .	1 500.1	lı-	0.3	0.7	T SECTION	mA
DEAD-TIME CONTROL SECTION	(Test C	ircuit Figure	12) Moiol				
Input Bias Current (Pin 4) (Vin = 0 to 5.25 V)	-150		IB (DT)	1-	- 2.0	-10	μА
Maximum Duty Cycle, Each Output, $(V_{in} = 0 \text{ V}, C_T = 0.1 \mu\text{F}, R_T = (V_{in} = 0 \text{ V}, C_T = 0.001 \mu\text{F}, R_T)$	12 kΩ)	l Mode	DC _{max}	45	48 45	50 50	%
Input Threshold Voltage (Pin 4) (Zero Duty Cycle) (Maximum Duty Cycle)		8.1	Vтн	<u>_</u>	2.8	3.3	V
OSCILLATOR SECTION			300			eds	Cove St
Frequency (C _T = 0.001 μ f, R _T = 30 $k\Omega$)	3.5	0.2	fosc	-	40		kHz
Standard Deviation of Frequency* ($C_T = 0.001 \mu f, R_T = 30 k\Omega$)	200	100	orfosc	-	3.0 T) and	T salf-sgatio 2) ratim3-no	%
Frequency Change with Voltage (V _{CC} = 7.0 V to 40 V, T _A = 25°	C) 001	100	Δf _{osc} (ΔV)	-	0.1 (3-88 - AT) el	Fello <u>w</u> er ISo oilage Fall Ti	%
Frequency Change with Temperatur ($\Delta T_A = 25^{\circ}C$ to $T_{A \mid OW}$, 25°C to T			Δf _{osc} (ΔT)	1-	1.0	2.0	%

Chara	SEAUTIMENT.				TL495		
Charac	cteristic	nist	Symbol	Min	Тур	Max	Unit
STEERING CONTROL	,						
Input Current Low (V(Pin 13) = 0.4 V)	0.0		ISTL	1-	- 25	- 200	μА
Input Current High (V(Pin 13) = 2.4 V)			ISTH	_	25	200	μА
$(V_{(Pin 13)} = V_{ref})$	1.0	1000	SI	_	75	d Current	el8 rugii
ZENER CHARACTERISTIC	S						
V 20 - 20 V		E0=	L SSIV	-		V shald-nomin	1
Zener Breakdown Voltage (Iz = 2 mA)			VZ		39	That VAT = 7.4 (a)	V
Sink Current (V(Pin 15) = 1.0 V)			IRZ	-	0.3	= 2 0 V. Vo	
TOTAL DEVICE	380		at			in Crossover Fr = 0.5 to 3.5 V.	
Standby Supply Current (Pin 6 at V _{ref} , All Other Inp	uts and Outputs O	pen)	Icc 🗝		H1 = 2.0 KH	argin at Unity-0 = 0.5 to 3.5 V	
(V _{CC} = 15 V) (V _{CC} = 40 V)	90	88	PRIMO	1=	5.5 7.0	10 15	iommo2
Average Supply Current $(V_{(Pin \ 4)} = 2.0 \ V)$ (See Fig. (C _T = 0.01, R _T = 12 k Ω ,			- Anas	(234 0.5	7.0	upply Rejection	mA

 $[\]sum_{n=1}^{N} (X_n - \overline{X})^2$ ullet Standard deviation is a measure of the statistical distribution about the mean as derived from the formula, $\sigma =$




FIGURE 5 — OPEN LOOP VOLTAGE GAIN AND PHASE VERSUS FREQUENCY




FIGURE 6 — PERCENT DEAD TIME VERSUS
OSCILLATOR FREQUENCY




FIGURE 7 — PERCENT DUTY CYCLE VERSUS




FIGURE 8 — EMITTER-FOLLOWER CONFIGURATION, OUTPUT-SATURATION VOLTAGE VERSUS EMITTER CURRENT




FIGURE 9 — COMMON-EMITTER CONFIGURATION OUTPUT-SATURATION VOLTAGE VERSUS COLLECTOR CURRENT




FIGURE 10 — STANDBY-SUPPLY CURRENT VERSUS SUPPLY VOLTAGE




FIGURE 11 — ERROR AMPLIFIER CHARACTERISTICS

Feedback
Terminal
(Pin 3)

Vref OOther Error
Amplifier

FIGURE 12 — DEAD-TIME AND FEEDBACK CONTROL
TEST CIRCUIT




FIGURE 13 — COMMON-EMITTER CONFIGURATION TEST CIRCUIT AND WAVEFORM




FIGURE 14 — EMITTER-FOLLOWER CONFIGURATION TEST CIRCUIT AND WAVEFORM




FIGURE 15 — ERROR-AMPLIFIER SENSING TECHNIQUES




FIGURE 16 — DEAD-TIME CONTROL CIRCUIT FIGURE 17 — SOFT-START CIRCUIT




FIGURE 18 — OUTPUT CONNECTIONS FOR SINGLE-ENDED AND **PUSH-PULL CONFIGURATIONS**




FIGURE 19 — SLAVING TWO OR MORE CONTROL CIRCUITS




FIGURE 20 — OPERATION WITH $V_{\mbox{\scriptsize IN}} >$ 40 V USING INTERNAL ZENER (TL495 ONLY)






FIGURE 21 — PULSE-WIDTH MODULATED PUSH-PULL CONVERTER



L1 — 3.5 mh (a 0.3A T1 — Primary: 20T C.T. #28 AWG Secondary: 120T C.T. #36 AWG Core: Ferroxcube 1408P-L00-3C8

TEST	CONDITIONS	RESULTS	
Line Regulation	V _{in} = 8.0 to 20 V	3.0 mV 0.0	1%
Load Regulation	V _{in} = 12.6 V, I _O = 0.2 to 200 mA	5.0 mV 0.0	2%
Output Ripple	V _{in} = 12.6 V, I _O = 200 mA	40 mV p-P P.	A.R.D.
Short Circuit Current	$V_{in} = 12.6 \text{ V}, R_L = 0.1 \Omega$	250 mA	ne3 aloci2
Efficiency	V _{in} = 12.6 V, I _O = 200 mA	72%	

FIGURE 22 — PULSE-WIDTH MODULATED STEP-DOWN CONVERTER



ed best of TEST and ag	CONDITIONS	RESULTS		
Line Regulation	V _{in} = 10V to 40V	14mV 0.28%		
Load Regulation	V _{in} = 28V, I _O = 1 mA to 1 A	3.0mV 0.06%		
Output Ripple	V _{in} = 28V, I _O = 1.0A	65mV P-P P.A.R.D.		
Short Circuit Current	$V_{in} = 28V, R_L = 0.1\Omega$	1.6 amps		
Efficiency	V _{in} = 28V, I _O = 1A	71%		

18-279



A 100 kHz FET SWITCHER


In the ever expanding world of microprocessors, minicomputers and peripherals, there is an ever increasing demand for a low-cost multiple output power supply. It was only a couple of years ago that the 20 kHz flyback regulator using bipolar power transistors came on this scene and was proven to be cost effective with older linear regulator designs in the 50 to 100 W range. But the story doesn't end there. Now there is another revolution taking place, and it was brought on by the recent introduction of the high frequency FET power switch.

Today, designers are using this component in 100 to 200 kHz flyback regulators and generally finding that the performance and cost are equivalent or better than the bipolar approach. The FET is currently a high cost component, but systems savings are still possible because passive component size is reduced and base drive interface circuits are eliminated. The future will see even more designs like the one shown here as FET prices erode and higher operating frequencies are shown to be practical.

The circuit described here is a 60 W, 100 kHz FET switcher with four output voltages; $\pm 5\,\mathrm{V}$ and $\pm 12\,\mathrm{V}$. It operates from 120 VAC, has an efficiency of 75% and the total parts cost is approximately \$40. Components unique to this high frequency design include the following:

- Motorola's MTP565 power FET. This 5 A, 400 V device has only one ohm of on-resistance and is driven directly from a linear IC. It not only switches in less than 50 ns but has enough RBSOA to eliminate the need for snubbers.
- 2. Pulse Engineering's PE63133 power transformer. This is a continuous mode flyback transformer which is ideally suited to high frequency operation. Zener clamps are not required because the clamp winding is interleaved with primary halves. And regulation of the auxiliary outputs is within ±10% under varying conditions of line and load.
- Motorola's TL494 Switchmode control IC, 4N27
 optocoupler, and MC1723 linear regulator. These
 devices are used in the first practical demonstration of a low-cost, three-chip control system. The
 723 is the error amplifier, the 494 is a fixed frequency PWM, and the 27 couples the feedback
 signal from the 723 to the 494.
- 4. Mepco/Electra's 3428 series of output capacitors. These high frequency electrolytic caps feature low ESR and high RMS current ratings. Only 50 to 70 mV (PD) of ripple occurs at the outputs, power loss is less than 0.5 W, and the caps cost only \$1.30.

100 kHz FET REGULATOR





μ**A78S40**

Advance Information

UNIVERSAL SWITCHING REGULATOR SUBSYSTEM

The μ A78S40 is a monolithic-switching regulator subsystem, providing all active functions necessary for a switching regulator system. The device consists of a tight-tolerance temperature-compensated voltage reference, controlled-duty cycle oscillator with an active peak-current limit circuit, comparator, high-current and high-voltage output switch, capable of 1.5 A and 40 V, pinned-out power diode and an uncommitted operational amplifier, which can be powered up or down independent of the I.C. supply. The switching output can drive external NPN or PNP transistors when voltages greater than 40 V, or currents in excess of 1.5 A, are required. Some of the features are wide-supply voltage range, low standby current, high efficiency and low drift. The μ A78S40 is available in both commercial (0°C to +70°C) and military (-55°C to +125°C) temperature ranges.


Some of the applications include use in step-up, step-down, and inverting regulators, with extremely good results obtained in battery-operated systems.


- Output Adjustable from 1.3 V to 40 V
- Peak Output Current of 1.5 A Without External Transistor
- 80 dB Line and Load Regulation
- Operation from 2.5 V to 40 V Supply
- Low Standby Current Drain
- High Gain, High Output Current, Uncommitted Op Amp.
- Uncommitted Power Diode
- Low Cost

μA78S40 EQUIVALENT CIRCUIT Comparator Comparator Non-Inverting Inverting Input Input Timing Driver Switch Capacitor Sense VCC Collector Collector 10 9 12 14 13 15 16 0 02 Oscillator 01 Comp 1.3 V Op Amp D1 Switch Reference Emitter 8 6 5 11 2 Reference V_{CC} Op Amp Ground Diode Diode (Op Amp) Output Cathode Anode Op Amp Op Amp Inverting Non-Inverting Input Input

UNIVERSAL SWITCHING REGULATOR SUBSYSTEM

SILICON MONOLITHIC INTEGRATED CIRCUIT





Device	Temperature Range	Package
μA78S40PC	0°C to +70°C	Plastic DIP
μA78S40DC	0°C to +70°C	Ceramic DIP
μA78S40DM	-55°C to +125°C	Ceramic DIP

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	40	V
Op Amp Power Supply Voltage	VCC (Op Amp)	40	V
0	VICR	-0.3 to V _{CC}	٧
Differential Input Voltage (Note 2)	VID	±30	Variation
Output Short-Circuit Duration (Op Amp)		Continuous	_
Reference Output Current	I _{ref}	10	mA
Voltage from Switch Collectors to Gnd	_	40	V
Voltage from Switch Emitters to Gnd	26	40	V
Voltage from Switch Collectors to Emitter		40	V
Voltage from Power Diode to Gnd		40	V
Reverse-Power Diode Voltage	VDR	40	V
Current through Power Switch	Isw	1.5	A
Current through Power Diode	ID	1.5	A
Power Dissipation and Thermal Characteristic Plastic Package - T _A = +25°C Derate above +25°C (Note 1) Ceramic Package - T _A = 25°C Derate above +25°C (Note 1)	PD 1/RθJA PD 1/RθJA	1500 14 1000 8	mW mW/°C mW mW/°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Operating Temperature Range μΑ78S40Μ μΑ78S40C	ТА	-55 to +125 0 to +70	DA = R°C (D*8

Notes:

1. T_{low} = -55°C for µA78S40DM

= 0°C for µA78S40DC and µA78S40PC

Thigh = +125°C for μA78S40DM = +70°C for μA78S40DC and μA78S40PC

2. For supply voltages less than 30 V the maximum differential input voltage (Error Amp and Op Amp) is equal to the supply voltage.


ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V, V_{CC} (Op Amp) = 5.0 V, T_A = T_{low} to T_{high} unless otherwise noted.)


aracteristic			Symbol	Min	Тур	Max	Unit
DC .		-017	-		17.0.3	What elem	or meto may
0.8		and a	Vcc	2.5	TU a c	40	V
connected)	26000	HavA	lcc	_ (v)	1.8	3.5 5.0	mA
nnected)	00005	Aval-	Icc	V ₀ < 2.5 V) *C) =	mpt 1 <u>.0</u> V c	4.0 5.5	mA
100	26	ARMS2		(3%	$(S = A^T)$ oins	R noissign R	boM-nomme
601	94	ARE9	V _{ref}	1.180	1.245	1.310	V
ulation = 1.0 mA, T _A :	= 25°C)	евпио81	RegLine		0.04	0.2	mV/V
ulation A = 25°C)	01	Anië! Rë	RegLoad	-	0.2	0.5	mV/mA
	connected) nnected) ulation = 1.0 mA, TA ulation	connected) Innected) Idation = 1.0 mA, TA = 25°C) ulation	connected) Innected) Idation = 1.0 mA, T _A = 25°C) Ulation	vcc connected) Icc Icc Vref Vref Alation = 1.0 mA, TA = 25°C) ulation RegLoad	VCC 2.5 Connected)	VCC 2.5	VCC 2.5 — 40 CC


ELECTRICAL CHARACTERISTICS (Continued)


Characteristic		Symbol	Min	Тур	Max	Unit
OSCILLATOR					RATINGS	MUMIX
Charging Current (T _A = 25°C)	Value	lchg		- 20	Rud	μА
(V _{CC} = 5.0 V) (V _{CC} = 40 V)	40	39Y	20 20	=	50 70	rlegu8 ter
Discharge Current (T _A = 25°C)	190	lchg		986	IEN AGENCY	μΑ
(V _{CC} = 5.0 V) (V _{CC} = 40 V)	33V of 6.0-	NCB	150 150	- 6	250 350	man Mad òmpsrata
Oscillator Voltage Swing (T _A = 25°C) (V _{CC} = 5.0 V)		Vosc	-	0.5	Taga — V his	V
Turn-on/Turn-off	10	ton/toff	-	6.0	massic'i beet	μs/μs
CURRENT LIMIT	40			ball or stat	mile? dates	movi son
Current-Limit Sense Voltage (T _A = 25°C) (V _{CC} - V _{IPK} [Sense])	40	-	250	bn o or en	350	mV
OUTPUT SWITCH				dimension over	tolian faller	-
Output Saturation Voltage 1 (ISW = 1.0 A, Pin 15 tied to Pin 16)	40	V _{sat1}	-	1.1	1.3	V
Output Saturation Voltage 2 (ISW = 1.0 A, I ₁₅ = 50 mA)	8.7	V _{sat2}	-	0.45	0.7	V
Output Transistor Current Gain (T _A = 25°C) (I _C = 1.0 A, V _{CE} = 5.0 V)	1800	hFE	#High	70	edT les nois	e Cinsip athic Paci
Output Leakage Current (T _A = 25°C) (V _O = 40 V)	1000	AL <u>a</u> rtu o ^r l	-	10	AT - egain	nA
POWER DIODE	-85 to +180	110			and and	Lary and
Forward Voltage Drop (I _D = 1.0 A)	V _D	_	1.25	1.5	V	
Diode Leakage Current (TA = 25°C) (VDR = 40 V	IDR	_	10	-	nA	
COMPARATOR	01-010	1 0				DOS SOC
Input Offset Voltage (V _{CM} = V _{ref})		VIO		1.5	15	mV
Input Bias Current (V _{CM} = V _{ref})	IIB	290	35	200	nA	
Input Offset Current (V _{CM} = V _{ref})		10	-1904	5.0	75	nA
Common-Mode Voltage Range (T _A = 25°C)	ed sex exx ten	VICR	0	em ent <u>V</u> (ii), na	Vcc-2	V
Power-Supply Rejection Ratio ($T_A = 25^{\circ}C$) (3.0 $\leq V_{CC} \leq 40 \text{ V}$)		PSRR	70	96	-	dB
OUTPUT OPERATIONAL AMPLIFIER	T-AT-Y DO	Walter 1001 373 17 17	D.0 - 3347 5	COTTE LOST	ABANO A	tointo:
Input Ofset Voltage (V _{CM} = 2.5 V)	f laday	VIO		4.0	15	mV
Input Bias Current (V _{CM} = 2.5 V)		IIB	_	30	200	nA
Input Offset Current (V _{CM} = 2.5 V)	034	lio	_	5.0	75	nA
Voltage Gain + (T _A = 25°C) (R _L = 2.0 kΩ to Gnd, 1.0 V \leq V _O \leq 2.5 V)) icc	A _{vol+}	25000	250000	U cuts do) ii	V/V
Voltage Gain – (T_A = 25°C) (R_L = 2.0 k Ω to V_{CC} (op amp), 1.0 V \leq $V_O \leq$ 2.	.5 V)	Avol-	25000	250000	or (Og Āmp C	V/V
Common-Mode Voltage Range (T _A = 25°C)		VICR	10	-	V _{CC} -2	V
Common-Mode Rejection Ratio (T _A = 25°C) (V _{CM} = 0 to 3.0 V)		C _{MRR}	76	100	-	dB
Power-Supply Rejection Ratio ($T_A = 25^{\circ}C$) (3.0 V \leq V _{CC} (op amp) \leq 40 V)		PSRR	76	100	- 1A	dB
Output Source Current (T _A = 25°C)	BULDEN	Source	75	150	and of the second	mA
Output Sink Current (T _A = 25°C)	haq (00)	Sink	10	35	tron Load Re	mA
Slew Rate (T _A = 25°C)		SR	_	0.6	Am © ≥ ter	V/µs
Output Low Voltage (T _A = 25°C) (I _W = -5.0 mA)		VOL	_	_	1.0	٧
Output High Voltage (T _A = 25°C) (I _L = 50 mA)		VCC (Op Amp) -3.0 V	-	-	-	٧


PACKAGE OUTLINE DIMENSIONS












- 1. LEADS, TRUE POSITIONED
 WITHIN 0.25 mm (0.010) DIA.
 AT SEATING PLANE, AT
 MAXIMUM MATERIAL CONDITION.
- 2. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIM "A" & "B" INCLUDES MENISCUS.

D SUFFIX PLASTIC PACKAGE CASE 751A-01 В

	MILLI	WETERS	INC	HES
MID	MIN	MAX	MIN	MAX
A	8.54	8.74	0.336	0.344
В	3.81	4.01	0.150	0.158
C	1.35	1.75	0.053	0.069
D	0.35	0.46	0.014	0.018
F	0.67	0.77	0.026	0.030
G	1.27	BSC	0.050 BSC	
J	0.19	0.22	0.007	0.009
K	0.10	0.20	0.004	0.008
L	4.82	5.21	0.189	0.205
P	5.79	6.20	0.228	0.244

- 1. -T- IS SEATING PLANE.
- 2. DIMENSION A IS DATUM. 3. POSITIONAL TOLERANCE
- FOR LEADS: ♦ 0.25 (0.010) M A S




TE-	MILLIN	IETERS	INC	HES
MID	MIN	MAX	MIN	MAX
A	22.40	23.00	0.880	0.904
В	6.35	6.45	0.250	0.253
C	3.45	3.65	0.135	0.143
D	0.40	0.55	0.015	0.021
E	9.40	9.60	0.370	0.377
F	1.40	1.60	0.055	0.062
G	2.54	BSC	0.100	BSC
Н	1.51	1.75	0.059	0.067
J	0.360	0.400	0.014	0.015
K	3.95	4.20	0.155	0.165
M	30°	BSC	30°	BSC
N	2.70	2.90	0.106	0.114
Q	3.15	3.45	0.124	0.135
R	13.60	13.90	0.535	0.547
S	1.65	1.95	0.064	0.760
U	22.00	22.20	0.866	0.874
٧	0.55	0.75	0.021	0.029
W	2.89	BSC	0.113	BSC
X	2.75	BSC	0.108	BSC
γ	0.70	BSC	0.027	BSC

- 1. DIMENSIONS A AND C ARE DATUMS AND T IS A DATUM SURFACE.
- 2. POSITIONAL TOLERANCE FOR LEAD DIMENSION D 0.025 (0.010) M T A M
- 3. POSITIONAL TOLERANCE FOR LEAD DIMENSIONS J: 0.025 (0.010) M T C M

- 4. POSITIONAL TOLERANCE FOR DIMENSION µ 0.025 (0.010) M T A M
- 5. DIMENSIONS NAD TOLERANCING PER Y14.5, 1973.
- 6. CONTROLLING DIMENSION: MILLIMETER.
- 7. PIN 6 IS MECHANICALLY LINKED TO THE LEAD FRAME.

SIP 9



SECTION 20 VOLTAGE REGULATOR CROSS REFERENCE GUIDE

This cross reference provides a complete interchangeability list linking the most common voltage regulators offered by major Linear Integrated Circuits manufacturers to the nearest equivalent Motorola device. The Motorola "Direct Replacement" column lists devices with identical pin connections and package and the same or better electrical characteristics and temperature range. The Motorola "Functional Equivalent" column provides a device which performs the same function but with possible differences in package configurations, pin connections, temperature range or electrical characteristics.

Grouped by individual manufacturers, reference numbers are listed in alphanumeric sequence, with Greek "\u03c4" preface numbers appearing first.

	LM120K-15		

REFERENCE NUMBER	MOTOROLA DIRECT REPLACEMENT	MOTOROLA FUNCTIONAL EQUIVALENT	REFERENCE NUMBER	MOTOROLA DIRECT REPLACEMENT	MOTOROLA FUNCTIONAL EQUIVALENT
FAIRCHILD	SI	OTAJUO	µA78MGHM	OV	LM117MR
AINOTHED		The second	µA78MGUC	~~~	LM317MT
uA109KM	LM109K	RINCE GU	uA78M05HC	MC78M05CG	
uA117KM	LM117K		µA78M05UC	MC78M05CT	
uA209KM	LM209K		µА78М06НС	MC78M06CG	
u217UV	LIVIZOOK	LM217K	uA78M06UC	MC78M06CT	
µA309KC	LM309K	LIVIZITA	uA78M08HC	MC78M08CG	
µA317KC	LM317K		uA78M08UC	MC78M08CT	
µA317UC	LM317T		µA78M12HC	MC78M12CG	
µА494DC	TL494CJ		µA78M12UC	MC78M12CT	
µA494DM	TL494MJ		µA78M15HC	WO TOWN LOT	MC78M15CG
µА494РС	TL494CN		uA78M15UC	MC78M15CT	
µА723DC	MC1723CL		µА78М24НС	MC78M24CG	
	MC1723CL MC1723L		µА78S40PC	µА78S40PC	
µA723DM	MC1723CG		µА78S40DC	µА78S40DC	
µA723HC			µА78S40DM	µА78S40DM	
µA723HM	MC1723G MC1723CP	plete interchan	µА7905КМ	HA70040DW	MC7905CK
µA723PC	the second of th	by major Li	μΑ7905KM	MC7905CT	WIC7905CK
µA7805KC	MC7805CK		μΑ7906KC	MC7906CK	AND
µA7805KM	MC7805K	lotorola device	μΑ7906KC μΑ7906KM	MC/900CK	мс7906СК
μA7805UC	MC7805CT	entical nin con	THE RESIDENCE OF STREET WAS A RESIDENCE OF STREET	MOZOGGT	WC7906CK
µA7805UV	MC7805BT	tournment home	μA7906UC	MC7906CT	an amena ada
µA7806KC	MC7806CK	s and temperal	μA7908KC	MC7908CT	10 50 00 00 K
µA7806KM	MC7806K	es a device w	µA7908KM	Equivalent"	MC7908CK
µA7806UC	MC7806CT	anilana enedas	μA7908UC	aldinormality	MC7908CT
µA7806UV	MC7806BT	ogimus sgnasa	μA7912KC	MC7912CK	
µA7808KC	MC7808K	siics.	μA7912KM	range or elect	MC7912CK
µA7808KM	MC7808K		μA7912UC	MC7912CT	
μA7808UC	MC7808CT	nun sonsisisi	μA7915KC	MC7915CK	baquonO
μA7808UV	MC7808BT	ice numbers at	μA7915KM	uence, with G	MC7915CK
μA7812KC	MC7812CK		μA7915UC	MC7915CT	
µA7812KM	MC7812K		μA7918KC	MC7918CK	
μA7812UC	MC7812CT		μA7918KM		MC7918CK
μA7812UV	MC7812BT		μA7918UC	MC7918CT	
μA7815KC	MC7815CK		µA7924KC	MC7924CK	
µA7815KM	MC7815K	The same of the sa	μA7924KM		MC7924CK
µA7815UC	MC7815CT		μA7924UC	MC7924CT	
µA7815UV	MC7815BT		µA79M05AUC		MC7905CT
µA7818KC	MC7818CK		µA79M06AUC		MC7906CT
µA7818KM	MC7818K		µA79M08AUC		MC7908CT
µA7818UC	MC7818CT		µA79M12AUC		MC7912CT
µA7818UV	MC7818BT		µA79M15AUC		MC7915CT
µA7824KC	MC7824CK		µA79M24AUC		MC7924CT
uA7824KM	MC7824K		SH323SKC	LM323K	
µA7824UC	MC7824CT				
µA7824UV	MC7824BT		NATIONAL		
µA78GKC	WIG TO LIVE	LM317K	LM109H	LM109H	
µA78GKM		LM117K	LM109K	LM109K	
µA78GUC		LM317T	LM117H	LM117H	
µA78L05AHC	MC78L05ACG	LIVISTAT	LM117K	LM117K	
uA78L05AHC	MC78L05ACG		LM120H-5.0	LIVITIAN	MC7905CK
µA78L08AWC	MC78L08ACP		LM120H-3.0		MC7912CK
µA78L12AHC	MC78L12ACG		LM120K-5.0		MC7905CK
µA78L12AHC	MC78L12ACP		LM120K-5.0		MC7912CK
· · · · · · · · · · · · · · · · · · ·	The second secon		LM120H-15		MC7912CK
µA78L15AHC	MC78L15ACG MC78L15ACP			The state of the s	MC7915CK
µA78L15AWC			LM120K-15	IM122V	IVIC/915CK
µA78L18AHC	MC78L18ACG		LM123K	LM123K	MC1FGGC
μA78L18AWC	MC78L18ACP		LM125H		MC1568G
µA78L24AHC	MC78L24ACG		LM126H	1841271	MC1568G
µA78L24AWC	MC78L24ACP	111017110	LM137K	LM137K	
µA78MGHC		LM317MR	LM140AK-5	MC7805AK	

REFERENCE NUMBER	MOTOROLA DIRECT REPLACEMENT	MOTOROLA FUNCTIONAL EQUIVALENT	REFERENCE NUMBER	MOTOROLA DIRECT REPLACEMENT	MOTOROLA FUNCTIONAL EQUIVALENT
LM140AK-12	MC7812AK	SGIBOLAL	LM340LAH-15.	MC1723CP	MC78L15ACG
LM140AK-15	MC7815AK	Lioarde	LM340LAZ-5.0	MC1723CL	MC78L05ACP
	LM140K-5.0	SGIBOIT	LM340LAZ-12	MC1723CG	MC78L12ACP
_M140K-5.0				DIGITAL STATE	MC78L15ACP
_M140K-12	LM140K-12	SG1502J	LM340LAZ-15		111.0
M140K-15	LM140K-15	SG1503Y	LM340T-5.0	MC7805CT	MATELIAM
M140LAH-5.0		MC78L05ACG	LM340T-12	MC7812CT	TRETAM
M140LAH-12		MC78L12ACG	LM341P-5.0	MC78M05CT	MA1957K
M140LAH-15		MC78L15ACG	LM341P-12	MC78M12CT	M723DC
M150K	LM150K	SG1525AJ	LM341P-15	MC78M15CT	MTZST
_M209H	LM209H	8615263	LM342P-5.0	MC78M05CT	
	LM209K	SGISZTAJ	LM342P-12	MC78M12CT	AOR
LM209K	And the second s		The state of the s	AND THE PERSON OF THE PERSON O	
_M217H	LM217H	SGIEGET	LM342P-15	MC78M15CT	ABOEA
_M217K	LM217K	SG1568R	LM350K	LM350K	ABOSSA
_M223K	LM223K	SGIEBBJ	LM350T	LM350T	ASOSBAF
_M225H	LM209K	MC1568G	LM3524N	TL494CN	ABOBSAS
M226H		MC1568G	LM723CH	MC1723CG	ABOSES
LM237K	LM237K	SG209T-	LM723CJ	MC1723CL	A3035BF
	LM250K	562171	LM723CN	MC1723CP	2808084
LM250K			The second secon	MC1723G	
LM309H	LM309H	SC217R	LM723H		ABOSSE
LM309K	LM309K	SG217K	LM723J	MC1723L	MESSER
LM317H	LM317H	SG223K	LM7805CK	MC7805CK	A7230E
LM317K	LM317K	SG23YT	LM7805CT	MC7805CT	ATESCE
LM317MP	LM317MT	SG2378	LM7812CK	MC7812CK	A723T
LM317T	LM317T	S6237K	LM7812CT	MC7812CT	A7235
LM320H-5.0	LIVIOTA	MC7905CK	LM7815CK	MC7815CK	
	MC1468L		LM7815CT	LM7815CT	SIGNETICS
LM320H-12		MC7912CK			
LM320H-15	MC1468G	MC7915CK	LM78L05ACH	MC78L05ACG	A723F
LM320K-5.0	MC7905CK	SG2592J	LM78L05ACZ	MC78L05ACP	AT230F
LM320K-12	MC7912CK	SG2802N	LM78L05CH	MC78L05CG	AVZBOL
LM320K-15	MC7915CK	SG2503M	LM78L05CZ	MC78L05CP	A723CN
LM320LZ-5.0	MC79L05ACP	SG2503Y -	LM78L12ACH	MC78L12ACG	ESSOA
LM320LZ-12	MC79L12ACP	SG2503T	LM78L12ACZ	MC78L12ACP	26500
LM320LZ-12	MC79L15ACP	SG250K	LM78L12CH	MC78L12CG	
			CHANGE SAME OF THE PARTY OF	and the American American and a second	E220f
LM320T-5.0	MC7905CT	S6303K	LM78L12CZ	MC78L12CP	Mosssa
LM320T-12	MC7912CT	S6309P	LM78L15ACH	MC78L15ACG	EPPB1N
LM320T-15	MC7915CT	SG3098	LM78L15ACZ	MC78L15CG	UPA, UP
LM323K	LM323K	SG309T	LM78L15CH	MC78L15CG	RITIGON
LM323T	LM323T	SG317T	LM78L15CZ	MC78L15CP	DEN ERAL
LM325AN		MC1468L	LM78M05CP	LM109K	MC78M05CT
LM325AS	LM317K	MC1468L	LM78M12CP		MC78M12CT
LM325G	TATEMA	MC1468L	LM78M15CP	HIGOTHA	MC78M15CT
	LM337H				
LM325H	LITOCALL	MC1468L	LM7905CK	MC7905CK	CATAL
LM325N		MC1468L	LM7905CT	MC7905CT	BYITA
LM326H	LM337K	MC1468G	LM7912CK	MC7912CK	STINK
LM326N	LW3331	MC1468L	LM7912CT	MC7912CT	GIZGK
LM326S	LAGRACK-5.0	MC1468L	LM7915CK	MC7915CK	TTE TE
LM337K	LM337K	SG340K-08	LM7915CT	MC7915CT	G137H
LM337MP	LM340K-8.0	LM337MT	LM79L05ACZ	MC79L05ACP	G137K
LM337T	LM337T	SG340K-12	LM79L12ACZ	MC79L12ACP	GT40K-05
LM340AK-5.0	MC7805ACK	SG340K-15	LM79L15ACZ	MC79L15ACP	
			LIVITULITUACE		G140K-08
LM340AK-12	MC7812ACK	SG340K-18	RAYTHEON	LM140K-8.0	G140K-08
LM340AK-15	MC7815ACK	SG340K-24		LM140K-12	G140K-12
LM340AT-5.0	MC7805ACT	Seasonal	LM109H	LM109H	IG140K-15
LM340AT-12	MC7812ACT	SGSGOTAN	LM209H	LM209H	IB140K-18
LM340AT-15	MC7815ACT	SGSSOIAT	LM309H	LM309H	G140K-24
LM340K-5.0	LM340K-5.0	reaseas	RC4194DC	MC14686	MC1468L
LM340K-12	LM340K-12	SGSSOTT	RC4194TK	MC1468R	MC1468R
The state of the s					
LM340K-15	LM340K-15	8038021	RC4195NB	MC1468L	MC1468L
LM340LAH-5.0	MC1403U	MC78L05ACG	RC4195T		MC1468G
LM340LAH-12		MC78L12ACG	RC4195TK	LM150K	MC1468R

REFERENCE NUMBER	MOTOROLA DIRECT REPLACEMENT	MOTOROLA FUNCTIONAL EQUIVALENT	REFERENCE NUMBER	MOTOROLA DIRECT REPLACEMENT	MOTOROLA FUNCTIONAL EQUIVALENT
RC723DB	MC1723CP	LANSAGEAH-16.	SG1501AJ	NAC7812AK	MC1568L
RC723DC	MC1723CL	LM340LAZ-5.0	SG1501J	MC1568L	MIAGAROIS
	CONTRACTOR CONTRACTOR INC.	UMS40LAZ-12	SG15013	MC1568G	M140K-6 0
RC723T	MC1723CG				MC1568L
RM4194DC		MC1568L	SG1502J	LM140K-12	10.000
RM4194TK	MCZBDSCT	MC1568R	SG1503Y	LM140K-15	MC1503U
RM4195T	MC7812CT	MC1568G	SG1503T		MC1503U
RM4195TK	MC78M05CT	MC1568R	SG1511T		MC1563G
RM723DC	MC1723L	LM341P-12	SG1511J		MC1563G
RM723T	MC1723G	LM341P-15	SG1525AJ	SG1525AJ	MISOR
	MC78M05CT	LM342P-5.0	SG1526J	SG1526J	M209M
RCA	MC78M12CT	LM342P-12	SG1527AJ	SG1527AJ	N203K
CA3085	MG78M15CT	MC1723G	SG1568T	MC1568G	A217H
CA3085A	LW380K	MC1723G	SG1568R		V217K
CA3085AF	FW3201	MC1723L	SG1568J	MC1568L	V523K
CA3085AS	TLASACN	MC1723G	SG209K	LM209K	4225H
CA3085B	MC1723CG	MC1723G	SG209R		MC209K
CA3085BF	MC1723CL	MC1723L	SG209T	LM209H	#237K
CA3085BS	MC1723CP -	MC1723G	SG217T	LM217H	AZEOR
CA3085F	MC1723G	MC1723L	SG217R	INSOSH	LM217K
CA3085S	MC1723E	MC1723G	SG217K	LM217K	W3C3K
	MC1723CP	70 ana 141	SG223K	LM223K	
CA723CE				LM237H	W317H
CA723CT	MC1723CG	LM780SCT	SG237T		LANGOZIK
CA723T	MC1723G	LM7812CK	SG237R	TM317MT	LM237K
CA723E	MC1723L	LM7812CT	SG237K	LM237K	MBIZE
CICNITION	MC7816CK	TW1812CK	SG2501AT		M320H-5,0
SIGNETICS	LM7815CT	LW7815CT	SG2501J	MC1468L	M320HE12
uA723F	MC1723L	LM78LD5ACH	SG2501T	MC1468G	M320He 16
µA723CF	MC1723CL	LM78L05ACZ	SG2502J	MC79GBCK -	MC1468L
µA723CL	MC1723CG	СМ78г05СН	SG2502N	MC7912CK	MC1468L
	MC1723CB	LM7810502	SG2503M	MC7915CK	MC1403AU
μA723CN	Annual Control of the	THE COURSE OF THE PARTY OF THE			MC1403AU
NE550A	MC78LT2ACG	MC1723CP	SG2503Y	MC79L06ACP	100000000000000000000000000000000000000
NE550L	IMC78L12ACP	MC1723CG	SG2503T	MCTBLTZACP	MC1403AU
SE550L	MC78L12CG	MC1723G	SG250K	LM250K	W32012-15
NE5560N	MC78L12CP	TL494CN	SG309K	LM309K	V320T-5.0
NE5561N	MC78L18ACG	MC34060P	SG309P	MC7912CT	LM309K
	MC78L15CG	LMTBL15ACZ	SG309R	MC2915CT	MC309K
SILICON	MC78L15CG	LM78L15CH	SG309T	LM309H	MESEN
GENERAL	MC78L15CP	LM78L15CZ	SG317T	LM317H	TECEN
SG109K	LM109K	LM78M05CP	SG317R	LIVIOTATE	LM317T
	LIVITOSK	MC109K	SG317K	LM317K	
SG109R		200 200 200 200 200 200			M325AS
SG109T	LM109H	UNISMIECE	SG317P	LM317T	Mazak
SG117T	LM117H	LM7905CK	SG337T	LM337H	M325H
SG117R	MC7905CT	LM117K	SG337R		LM337T
SG117K	LM117K	UM 791 2CK	SG337K	LM337K	Mazem
SG123K	LM123K	LM7912CT	SG337P	LM337T	MESSIN
SG137T	LM137H	LM7915CK	SG340K-05	LM340K-5.0	N326S
SG137R	MC2916CT	LM137K	SG340K-06	LM340K-6.0	F STEPAL
SG137K	LM137K	SOAGOJETMI	SG340K-08	LM340K-8.0	GARCON.
	LM140K-5.0				MESTAR
SG140K-05		LM79L12ACZ	SG340K-12	LM340K-12	MEEN
SG140K-06	LM140K-6.0	FWLSVCZ	SG340K-15	LM340K-15	M340AK-5.0
SG140K-08	LM140K-8.0	RAYTHEON	SG340K-18	LM340K-18	M34OAK-12
SG140K-12	LM140K-12		SG340K-24	LM340K-24	M340AK-15
SG140K-15	LM140K-15	LW109H	SG3501AJ	MC1468L	M340AT-6.0
SG140K-18	LM140K-18	LM209H -	SG3501AN	MC7812ACT	MC1468L
SG140K-24	LM140K-24	LM309H	SG3501AT	MC1468G	M340AT-15
SG1468T	MC1468G	RC41940C	SG3501J	MC1468L	M340K-8.0
SG1468R	MC1468R	RC4194TK	SG35017	MC1468G	M340K-12
					TO CAST AND AND AND ADDRESS OF
SG1468J	MC1468L	RC4195NB	SG3502J	11M340K-15	MC1468L
SG1468N SG150K		MC1468L	SG3503Y	MC1403U	0.8-HA_IDAEM
	LM150K	ROATSSTK	SG3503T		MC1403U

REFERENCE NUMBER	MOTOROLA DIRECT REPLACEMENT	MOTOROLA FUNCTIONAL EQUIVALENT	REFERENCE NUMBER	MOTOROLA DIRECT REPLACEMENT	MOTOROLA FUNCTIONAL EQUIVALENT
SG3503M	MC7812K	MC1403U	SG7808ACP	MC7808ACT	G7824CK
SG350K	LM350K	SECRETARC	SG7808ACR	MC7824CT	MC78M08AC
	LIVISSUK	MC1463C	SG7808ACT		MC7808ACT
SG3511T	MC28M12CT	MC1463G	AND DESCRIPTION OF THE RESERVE OF TH	MC7808AK	WIC7000ACT
SG3511J	MCZBISK	MC1463G	SG7808AK	WC/808AK	MOZODONK
SG3511N	MAN SECTION	MC1463G	SG7808AR	279756523 52191	MC7808AK
SG3523M	MC3423P1	0.12100000	SG7808AT		MC7808AK
SG3523Y	MC3423U	SFC2815EC	SG7808CK	MC7808CK	187076
SG3525AJ	SG3525AJ	SECURISEEC	SG7808CP	MC7808CT	BIRDARCK
SG3525AN	SG3525AN	SEC58188W	SG7808CR	MC7906ACT	MC7808CT
SG3526J	SG3526J	SEC2818RC	SG7808CT		MC7808CG
SG3526N	SG3526N	SFC2818EC	SG7808K	MC7808K	GTDABOUTS
		SFC2818LEC	SG7808R	WICTOOOK	MC7808K
SG3527AJ	SG3527AJ	SEC282ARM		MCZSOSCT	MC7808K
SG3527AN	SG3527AN		SG7808T		WC7808K
SG3542J	MC7824CT	MC3423U	SG7812ACK	MC7812ACK	7030000
SG3542N		MC3423P1	SG7812CP	MC7812ACT	TOBORTE
SG3543J	MC78M24CT	MC3425U	SG7812ACR	MC/908.20K	MC7812ACT
SG3543N	HEOLIMA	MC3425P1	SG7812ACT	MC7905.2CF	MC7812ACT
SG3544J	LIMIOSK	MC3424L	SG7812AK	MC7812AK	61905,20A
SG4194CJ	LM208H	MC1468L	SG7812AR		MC7812AK
SG4194J	LIMZOBK	MC1568L	SG7812AT	MC29GBCK	MC7812AK
	TM308K	MC1468R	The state of the s	MC7812CK	WIC/OTZAK
SG4194CR	LINGOSH		SG7812CK		RORDETO
SG4194R	LMS17H	MC1568R	SG7812CP	MC7812CT	
SG4501T	LM317K	MC1468G	SG7812CR	NO AD COPOLO	MC7812CT
SG4501J		MC1468L	SG7812CT	MC7912ACK	MC78M12CG
SG4501N	EMBIT	MC1468L	SG7812K	MC7812K	- MUASITUD
SG501AJ	LM323K	MC1468G	SG7815ACK	MC7815ACK	GYSTRACR
SG723CJ	MC1723CL	TOBOTSTOM	SG7815ACP	MC7815ACT	TOASTEVE
SG723CN	MC1723CP	TOBOTSTEM	SG7815ACR	MC2912CK	MC7815ACT
SG723CT	MC1723CG	TBB01375P	SG7815ACT	MC7912CT	MC7815ACT
		трв2905км	SG7815AC1	MC7815AK	WICTOTOACT
SG723J	MC1723L	трахообые	The second secon	WIC/015AK	MOZOTEAK
SG723T	MC1723G	TOBRESTRIM	SG7815AR	NO ASTROPOSE	MC7815AK
SG7805ACK	MC7805ACK	TD82912SP	SG7815AT	MCIBIDACK	MC7815AK
SG7805ACP	MC7805ACT	162 124011	SG7815CK	MC7815CK	TUACITA
SG7805ACR	NOO! BYOM	MC7805ACT	SG7815CP	MC7815CT	GISTSACE
SG7805ACT	MC7915CF	MC7805ACT	SG7815CR		MC7815CT
SG7805AK	MC7805GK	TOCOTTICIN	SG7815CT	MOZBISCK	MC78M15CG
SG7805AR	III O T O O O O II	MC7805AK	SG7815K	MC7815K	CASTRON
SG7805AT	LM123K	MC7805AK	SG7815R	WOTOTOK	MC7815K
	140700F0V	WIC 7605AK	The second secon		MC7815K
SG7805CK	MC7805CK	TINCOTSTOR	SG7815T	1407040401	NIC/013K
SG7805CP	MC7805CT	ADUIDALINEY	SG7818ACK	MC7818ACK	anazata
SG7805CR	MCZB13K	MC7805CT	SG7818ACP	MC7818ACT	1007010
SG7805CT	MARKETHAN	MC78M05CG	SG7818ACR		MC7818ACT
SG7805K	MC7805K	MAG L RESIGNATION	SG7818ACT		MC7818ACT
SG7805R	CM217H	MC7805K	SG7818AK	MC7818AK	
SG7805T	LM217K	MC7805K	SG7818AR	MC1723G	MC7818AK
SG7806ACK	MC7806ACK	TDE0123KM	SG7818AT	MC1723L	MC7818AK
SG7806ACP		TDED137CM	SG7818CK	MC7818CK	FORTZBC
	MC7806ACT	MC7806ACT	SG7818CP	MC7818CT	FCST723EG
SG7806ACR				No. of the Printer of the Park	MRECEBOSEM
SG7806ACT		MC7806ACT	SG7818CR	MC7818CT	- management of
SG7806AK	MC7806AK	5000.00	SG7818CT	PASSON COLL	MC7818CG
SG7806AR		MC7806AK	SG7818K	MC7818K	WOODS, H
SG7806AT	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	MC7806AK	SG7818R	MC75M056T	MC7818K
SG7806CK	MC7805CK		SG7818T	MCT806K	MC7818K
SG7806CP	MC7806CT	UA723CJ	SG7824ACK	MC7824ACK	FCZBGBAG
SG7806CR	MC172308	MC7806CT	SG7824ACP	MC7824ACT	FCRBOSEC
	MC1723CF	MC78M06CG	SG7824ACR	107024701	MC7824ACT
SG7806CT	The state of the state of	IVIC / GIVIOGCG	The second secon	МС7808К	A SECURITY OF THE PERSON OF
SG7806K	MC7806K	14070000	SG7824ACT	Acceptance and acceptance of	MC7824ACT
SG7806R	MCZBOSCT	MC7806K	SG7824AK	MC7824AK	0/10/10/10
SG7806T	2000000000	MC7806K	SG7824AR	1.0000 T.3101	MC7824AK
SG7808ACK	MC7808ACK	ONUMBER ALL	SG7824AT	NC78M03CT	MC7824AK

REFERENCE NUMBER	MOTOROLA DIRECT REPLACEMENT	MOTOROLA FUNCTIONAL EQUIVALENT	REFERENCE NUMBER	MOTOROLA DIRECT REPLACEMENT	MOTOROLA FUNCTIONA EQUIVALENT
SG7824CK	MC7824CK	- No About our	SFC2812RM	MC7812K	MOORE
SG7824CP	MC7824CT	SGIOUBACE	SFC2812RC	MC7812CK	MEOSE
	1010702401	MC7824CT	SFC2812EC	MC7812CT	BOSEC
G7824CR				MC78M12CT	TITAGE
G7824CT	MC7806AK	MC78M24CG	SFC2812LEC	The state of the s	Lirasi
G7824K	MC7824K	SGYBOBAR	SFC2815RM	MC7815K	13511M
SG7824R		MC7824K	SFC2815RC	MC7815CK	3523M
G7824T	MC7808CK	MC7824K	SFC2815EC	MC7815CT	SESSE
G7905ACK	MC7905ACK	STRUSTES	SFC2815LEC	MC78M15CT	3525A3 -
SG7905ACP	MC7905ACT	engagnas	SFC2818RM	MC7818K	SEZSAN
G7905ACR		MC7905ACT	SFC2818RC	MC7818CK	135261
SG7905ACT	washing and	MC7905ACT	SFC2818EC	MC7818CT	
G7905CK	MC7808K	MC7905CK	SFC2818LEC	MC78M18CT	33526N
THE RESERVE OF THE PERSON OF T	MCZOOECT	WIC/303CK	SFC2824RM	MC7824K	I3527AJ
SG7905CP	MC7905CT	MOZOGEOT			SUBTRAN (-
SG7905CR	MOZBIZACK	MC7905CT	SFC2824RC	MC7824CK	3542J
G7905CT	MCTST2ACT	MC7905CT	SFC2824EC	MC7824CT	3542N
SG7905.2CK	MC7905.2CK	SG7812ACR	SFC2824LEC	MC78M24CT	3543J
SG7905.2CP	MC7905.2CT	SG731 2ACT	SFC2109M	LM109H	3543N
SG7905.2CR	MCZ812AK	MC7905.2CT	SFC2109RM	LM109K	135441
SG7905.2CT	ALCOHOLD VALUE OF	MC7905.2CT	SFC2209M	LM209H	14194(2)
SG7908CK	MC7908CK	TARTOROG	SFC2209RM	LM209K	
SG7908CP	MC7908CT	19/2/19/2/20	SFC2309RM	LM309K	Charac
SG7908CR	111-111/1111-011-27111	MC7908CT	SFC2309CM	LM309H	HOARTA
	MC7812CT	MC7908CT	TDB0117CM	LM317H	RACIAL
SG7908CT	************	WC7906C1			Troald
SG7912ACK	MC7912ACK	SG7812CT	TDB0117KM	LM317K	resort.
SG7912ACP	MC7912ACT	SG7812K	TDB0117SP	LM317T	MEDIN
SG7912ACR	MC7815ACK	MC7912ACT	TDB0123KM	LM323K	LATOR
SG7912ACT	MCZBISACT	MC7912ACT	TDB0137CM	LM337H	172303
SG7912CK	MC7912CK	SOTRIBLES	TDB0137KM	LM337K	3723CN
SG7912CP	MC7912CT	TOARINEGO	TDB0137SP	LM337T	
SG7912CR	MC7815AK	MC7912CT	TDB2905KM	MC7905CK	TOPET
SG7912CT	ARGIDION.	MC7912CT	TDB2905SP	MC7905CT	17231
SG7915ACK	MC7915ACK	- Inchibitation	TDB2912KM	MC7912CK	37231
		SGIBLBVI	TDB2912SP	MC7912CT	TROBACK
SG7915ACP	MC7915ACT	140704F40T		TO THE PARTY OF TH	9DAROBY 8
SG7915ACR	MC7815CT	MC7915ACT	TDB2915KM	MC7915CK	STEOSACE
SG7915ACT		MC7915ACT	TDB2915SP	MC7915CT	TOAROBACT
SG7915CK	MC7915CK	SGREEGT	TDC0117CM	LM117H	SYSOBAK
SG7915CP	MC7915CT	SULSTER	TDC0117KM	LM117K	RAZOSTA
SG7915CR		MC7915CT	TDC0123KM	LM123K	TAROBAT
SG7915CT		MC7915CT	TDC0137CM	LM137H	
SG7918CK	MC7918CK	200 - 200 -	TDC0137KM	LM137K	37808CK
SG7918CP	MC7918CT	SG7818ACK	TDC2905KM	MC7905K	27305CP
00701001	WICTOTOCI	SG7818ACP	TDC2903KM	MC7912K	37808C8
THOMSON-		SG7818ACR	TDC2912KM	MC7915K	37808CT
EFCIS		SGIBIBACT	The second secon	The state of the s	37805K
	MC7818AK	SG7R18AK	TDE0117CM	LM217H	17805R
SFC2723M	MC1723G	SG781BAR	TDE0117KM	LM217K	13087
SFC2723JM	MC1723L	SGFSTBAT	TDE0123KM	LM223K	S780BACK
SFC2723C	MC1723CG	SC781BCK	TDE0137CM	LM237H	goveneve
SFC2723EC	MC1723CP	SG7818CP	TDE0137KM	LM237K	STADDOCT
SFC2805RM	MC7805K	SGIBIBCR	TEA1039		TDA4600
SFC2805RC	MC7805CK		UAA4001	No. of Contract	TL494CN
SFC2805EC	MC7805CT	SG7818CT	UAA4006	MC7808AK	TDA4600
SFC2805LEC	MC78M05CT	Selelek	STATE OF LATER		THE PROPERTY OF LE
SFC2806RM		SG78188	T.I.		\$7808AT
and the state of t	MC7806K	Tareroa		14047000	STROBOK
SFC2806RC	MC7806CK	SG7824ACK	μA723CJ	MC1723CL	97808CP
SFC2806EC	MC7806CT	SG7824ACP	µA723CL	MC1723CG	Rososya
SFC2806LEC	MC78M06CT	SG7824ACH	μA723CN	MC1723CP	TOBOSTO
SFC2808RM	MC7808K	SGTHILAGT	μA723MJ	MC1723L	2780810
SFC2808RC	MC7808CK	SG7824AK	µA723ML	MC1723G	
SFC2808EC	MC7808CT	F	µA7805CKC	MC7805CT	GVBOSA
SFC2808LEC	MC78M08CT	SG7824AR	µA7806CKC	MC7806CT	G7808T
O. OZOOULLO	.410701410001	SG7824AT	prirodocko	10,00001	G7808ACK

REFERENCE NUMBER	MOTOROLA DIRECT REPLACEMENT	MOTOROLA FUNCTIONAL EQUIVALENT	REFERENCE NUMBER	MOTOROLA DIRECT REPLACEMENT	MOTOROLA FUNCTIONAL EQUIVALENT
µА7808СКС	MC7808CT	OWEKIL	LM217KD	DIIWE	LM217H
µA7812CKC	MC7812CT	CHIED GO	LM217LA	LM217H	
A7815CKC	MC1715CT	OK GUID	LM309LA	LM309H	
A7818CKC	MC7818CT		LM317KC	LM317T	
A7824CKC	MC7824CT		LM317KD	LIVISTAT	LM317T
uA78L05ACJG	1010702401	MC78L05ACG	LM317LA	LM317H	LIVISTAT
	14070L0540D	MIC/OLUSACG		LIVISTA	LAADAOK E O
µA78L05ACLP	MC78L05ACP		LM340KC-5		LM340K-5.0
µA78L05CJG		MC78L05CG	LM3440KC-6		LM340K-6.0
µA78L05CLP	MC78L05CP		LM340KC-8		LM340K-8.0
µA78L08ACJG		MC78L08ACG	LM340KC-12		LM340K-12
µA78L08ACLP		MC78L08ACP	LM340KC-15		LM340K-15
µA78L08CJG		MC78L08CG	LM340KC-18		LM340K-18
µA78L08CLP	MC78L08CP		LM340KC-24		LM340K-24
µA78L12ACJG		MC78L12ACG	TL431CLP	TL431CLP	
µA78L12ACLP	MC78L12ACP		TL431CP	TL431CP	
µA78L12CJG		MC78L12CG	TL431CJG	TL431CJG	
µA78L12CLP	MC78L12CP		TL431ILP	TL431ILP	
µA78L15ACJG	MOTOLIZO	MC78L15ACG	TL431IP	TL431IP	
µA78L15ACLP	MC78L15ACP	WIC TOLITACE	TL431IJG	TL431IJG	
µA78L15CJG	WIC / OL I SACE	MC78L15CG			
I was a second of the second o	14070L450D	MC/8L15CG	TL431MJG	TL431MJG	
µA78L15CLP	MC78L15CP		TL494CJ	TL494CJ	
µА78М05СКС	MC78M05CT		TL494CN	TL494CN	
µA78M05CKD		MC78M05CT	TL494IN	TL494IN	
µA78M05CLA	MC78M05CG	A STATE OF THE STATE OF	TL494IJ	TL494IJ	
µA78M06CKC	MC78M06CT	Labourd	TL494MJ	TL494MJ	
µA78M06CKD		MC78M06CT	TL495IN	TL495IN	eagvi -
µA78M06CLA	MC78M06CG	NAME OF STREET	TL495IJ	TL495IJ	
µA78M08CKC	MC78M08CT		TL495CJ	TL495CJ	High Val
µA78M08CKD		мс78м08ст	TL495CN	TL495CN	830V)
µA78M08CLA	MC78M08CG	/-	TL495MJ	TL495MJ	
µA78M12CKC	MC78M12CT	arrange (TL7805ACKC	MC7805ACT	
µA78M12CKD	1010701011201	MC7812CT	1E7000ACKC	WICTOOOACI	THI HIGH
µA78M12CLA	MC78M12CG	1010701201	atainanaT anida	Orivers and Swith	High FT
· · · · · · · · · · · · · · · · · · ·	The state of the s	ACTORDATE S	OTHERS	IMO DUP RIBALIY	No of the Parket
μA78M15CKC	MC78M15CT	14070141F0T	TDA 4600	TDA4600	
μA7815CKD	14070144500	MC78M15CT		TDA4600	TD 4 4000
µA78M15CLA	MC78M15CG	rear in a constraint	TDA1060	DISIGNATI IN SIDU	TDA4600
µA78M20CKC	MC78M20CT		UC494	TL494CN	High Qui
µA78M20CKD		MC78M20CT	UC1524	oT32 vour	TL494CN
µA78M20CLA	MC78M20CG		UC1525A	SG1525A	LA COCHANGE
µA78M24CKC	MC78M24CT		UC1527A	SG1527A	
µA78M24CKD		MC78M24CT	RC4190		µA78S40
µA78M24CLA	MC78M24CG		XR495	TL495CN	TI 40 1011
µA7905CKC	MC7905CT		LAS3800		TL494CN
µA7905.2CKC	MC7905.2CT		μPC3423C	MC3423P1	
µA7906CKC	MC7906CT		ZN1060		TDA4600
µA7908CKC	MC7908CT				
μA7912CKC	MC7912CT				
μA7915CKC	MC7915CT				
µA7918CKC	MC7918CT				
µA7924CKC	MC7924CT				
µА79М05СКС		MC7905CT			
µА79М06СКС		MC7806CT			
µА79М08СКС		MC7908CT			
µA79M12CKC		MC7912CT			
µА79М15СКС		MC7915CT			
µА79М24СКС		MC7924CT			
LM109LA	LM109H				
LM117LA	LM117H			The state of the s	
LM209LA	LM209H				
LM217KC	LINESOIT	LM217K			

APPENDIX A

SWITCHMODE POWER TRANSISTOR SELECTOR GUIDE

Table of Contents

	Page
High Voltage Switching Darlingtons (NPN)	20-9
High Voltage Switching Transistors Switchmode I (VCES > 600 V)	
High Voltage Switching Transistors (VCES ≤ 600 V)	20-10
High Voltage Switching Transistor (Planar)	20-10
High FT Darlingtons (Planar)	20-10
High FT Drivers and Switching Transistors	
Switchmode II, Transistors	20-12
Switchmode III, Transistors	
High Current Package—500 W	20-13
TMOS Power FETs	20-14

HIGH VOLTAGE SWITCHING DARLINGTONS (NPN) (WITH SPEED UP DIODE)

IC VCES	400	·450	475	500	550	600	650	700	850	1000	1400	Pd Tc = 25° C	PACKAGE
7	BU522*	BU522A*	BU522B*									75	TO220
8									BUT50P			107	TO218
10	(3) (3)	MJ10002* MJ10006	0.891	MJ10003* MJ10007 BU323*		BU323A*	MJ10013	MJ10014				150 150 175	TO3 TO3 TO3
12	36		18422	8			CNBAZ1				BUT16	150	ТО3
15	20		(Pluf)			PARTY IN	(9999) Kilosolako		BUT51P			125	TO218
20	ē1	MJ10000* MJ10004		MJ10001* MJ10005			MJ10008	MJ10009		BUT15 MJ10024	MJ10025 (1200V)	175	тоз
24	08					80408		5000	18		BUT36	200	TO3/C197
25	1 08	800E13U	0	E5852	M T	BERLAT.		denso	BUT14			175	ТО3
28	est	7003115	acces	E E0881	801	BUT13			30	BURE		175	ТО3
40	150	MJ10022	2120	E ESSE		MJ10023				BUT35		250	TO3/C197
50			301			MJ10015	MJ10016		BUT34			250	TO3/C197
60	MJ10020 (300 V) MJ10021 (350 V)	8000136	d .	50	3	BUT33						250	TO3/C197

Legend: * indicates automotive ignition types.
' indicates without speed up diode.

HIGH VOLTAGE SWITCHING TRANSISTORS (SWITCHMODE I) (VCES > 600 V · NPN · MESA)

IC VCES	650	700	750	800	850	900	1000	1500	1700	Pd Tc=25°C	PACKAGE
1.5	10	MJE13003	02178	MPSUSD BAYS1	MJE13003A	191788	86787			40	TO126 Reverse
2	OS			BUX84	ONESLA		BUX85			50	TO220
3	.01				BUS45P		BUS45AP	18148		BP#88	
4	114	MJE13005			MJE13005A					75	TO220
5					BUS46P		BUS46AP				TO220
6				BU326		BU326A				90	ТО3
8	MJE13007	2N6308			MJE13007A					125 80	TO3 TO220
10					BUS47P BUS47	ANA,	BUS47AP MJ8504 (1200) BUS47A	MJ8505 (1400)	MILIF	175	TO218 TO3
12	0.000	MJE13009		tu -	MJE13009A	- num	Lambar	N. Cale		100	TO220
15	01				BUS48P BUS48		BUS48AP BUS48A	80413		rada -	TO218 TO3
20	SIT.				BUS97		BUS97A	MPSU95	3	MESON	тоз
30	15	- 081	28 82	108 87	BUS98	807708	BUS98A				TO3

HIGH VOLTAGE SWITCHING TRANSISTORS (VCES \leq 600 V) NPN (MESA) PNP (PLANAR)

BVCES	250	275	300	350	375	400	450	500	600	Pd Tc = 25° C	PACKAGE
T1220	2N3583 2N6420							Baset	BUS22A* B	35 35	TO66 TO66
TOZIB	(PNP)		908	TUS .							
SOT 1	150			TIP47		TIP48	TIP49	TIP50	- SEGDITON	40	TO220
1.5	180			ATOOTIA		Bussak*	10007		MJE13002	40	TO126 Reverse
2	150	arrus			2N6421			2N6422		35	TO66
BISOT	128		918	(PNP) 2N6212	(PNP) 2N3584	(PNP) 2N6213		(PNP) 2N3585		35	TO66
4	0.14	(VOODE) is	21 T U/01 200 T LAX	180001	BUDGITER		10000	M	MJE13004	75	TO220
тего7 от	200	BETUB		BU407		BU406				60	TO220
8	878		ALT	MJE5850 (PNP)		MJE5851 (PNP)	MJE5852 (PNP)		MJE13006	80	TO220
COT	653		MJ6502			ELLINE	MJ6503	2N6306	2N6307	125	TO3
TORCIES	250 -		(PNP)			1MJ 1002B	(PNP)	BUX15 CECC	WJ 10022	150	тоз
10	250		187	104 1	Brogream	BUX43	BUX14	OLOO		120/150	TO3
TOSIGIST	250					BUA43	CECC			120/130	103
12									MJE13008	10	TO220
15			2N6249		2N6250	BUX13 CECC	2N6251	BUV25	pi evitomáti Liegz tupíti	150 175 250	TO3 TO3 TO3 (C197
20			BUV12 BUX12 CECC			MJ13330	MJ13331 BUV24			175 250	TO3 TO3 (C197
30						BUV23				250	TO3 (C197

HIGH VOLTAGE SWITCHING TRANSISTOR (PLANAR)

VCEO	150	160	200	250		3	00	350		Pd	DACKAGE
IC		NPN	NPN	PNP	NPN	PNP	NPN	PNP	Tc = 25° C	PACKAGE	
1	Q#25°C	1000	1000	BF787	BF790	BF788	BF791	BF789	BF792	10	TO202
5	40			BF757	BF760	MPSU10 BF758	MPSU60 BF761	BF759	BF762	10 10	UNIWATT TO202
70220	50 20			BUX85		MJE340	MJE350			20	TO126
1	BF466		BF467	BF468		BUSISP				10	TO202
5	BUY49P					2800121 be			committee (2) A d	20	TO126

HIGH FT DARLINGTONS (PLANAR)

BVCEO	40		45		60		80		Pd	
ic 2	NPN	PNP	NPN	PNP	NPN	PNP	NPN	PNP	Tc = 25° C	PACKAGE
2	BD411 BD412	BD413 BD414	BUS48A		usas	ă I			10 10	TO202 TO202
607	MPSU45	MPSU95	ATRIBUTA		USer	9			10	UNIWATT
804			BD775	BD776	BD777	BD778	BD779	BD780	15	TO126

HIGH FT DRIVERS AND SWITCHING TRANSISTORS ≤ 200 V BVCEO (PLANAR)

BVCEO	60	75	80	90	100	120	Pd Tc = 25° C	PACKAGE
1.5	BD137 BD138 (PNP)		BD139 BD140 (PNP)		AO	proved RBS	12.5	TO126
4	BD787 BD788 (PNP)	PACKAGE	MJE240 MJE250 (PNP) MJE241 MJE251 (PNP) BD789 BD790 (PNP)	024-03 (3V	MJE243 MJE253 (PNP) BD791 BD792 (PNP)	Oi seasi kmg)	15 15 15 15 15 15	TO126 TO126 TO126 TO126 TO126 TO126
7		095-07 095-07	2N5427 2N5428	NSUB NSUB	2N5429 2N5430	8	40	TO66
8		875-07 8-07	SAS	Naule aus	SUSAFF SUSAF	MJE15028 MJE15031 (PNP)	50 50	TO220 下O220
10	BDY92	812-01	SAP ARS	BDY91	9848UN 9878-89	BDY90	75	TO3
20		2N5039	AVE BBA	BUV26 2N5038	BUSSS	BUV27 BUS36	85 90 140	TO220 TO220 TO3
25					2N6338	2N6339	200	тоз
30				BUX39			120	тоз
50			2N6274	2N6275			250	TO3/C197

BVCEO	125	140	150	160	175	200	Pd Tc = 25° C	PACKAGE
8			MJE15030 MJE15031 (PNP)				50 50	TO220 TO220
15						BUX41	120	ТО3
18				BUX41N			120	ТО3
20	BUX40		BUS37	BUV14N		BUV11 BUX11CECC	120 150 90	TO3 TO3
25	BUV10 BUV10N BUX10CECC	2N6340	2N6341	TRANS	III 300	птонмо	200	ТОЗ
40				BUV21N		BUV21	250/150	TO3/C197
50	BUV20	2N6276	2N6277	a temma with	A TOTAL ST.	O PHENOMENT SES S	250	TO3/C197

HIGH FT DRIVERS AND SWITCHING TRANSISTORS (PLANAR)

BVCEO	3	30		45		00	80		100		Pd	
IC	NPN	PNP	NPN	PNP	NPN	PNP	NPN	PNP	NPN	PNP	Tc = 25° C	PACKAGE
1				E-07	BD385	BD386	BD387	BD388	BD389	BD390	10	TO202
1.5			BD135	BD136	BD137	BD138	BD139	BD140			12.5	TO126
2	MPSU01	MPSU51			MPSU05	MPSU55	MPSU06	MPSU56	MPSU07	MPSU57	10	UNIWAT
4			BD785	BD786	BD787	BD788	BD789	BD790	BD791	BD792	15	TO126
5	MJE200 (25 V)	MJE210 (25 V)		5-0T 5-0T			J16014	10		05	15	TO126

- Narrow Emitter Fingers ... Lower Ts

Faster Switching TimesImproved RBSOA

IC	VCE	O 450	PACKAGE
max	VCEV	VCEV	LNI
(Amp)	850	1000	18
3	BUS45P	BUS45AP	TO-220
5	BUS46P	BUS46AP	TO-220
9	BUS47P BUS47	BUS47AP BUS47A	TO-218 TO-3
15	BUS48P BUS48	BUS48AP BUS48A	TO-218 TO-3
20	BUS97	BUS97A	TO-3
30	BUS98	BUS98A	TO-3

SWITCHMODE III, TRANSISTORS

Same as Switchmode II with new Emitter Diffusion Process

- Very Fast (T_J typ. \simeq 30ns@ T_c = 100°C)

- Very Good RBSOA


VCEO(sus) = 450 V

VCES = 850 V


IC max (Amp)	DEVICE	PACKAGE
3	MJE16002 MJE16004 MJ16002 MJ16004	TO-3
8	MJ16006 MJ16008	TO-3 TO-3
15	MJ16010 MJ16012	TO-3
20	MJ16014 MJ16016	TO-3 TO-3

HIGH CURRENT PACKAGE—500 W


- Designed for Severe Industrial Use
- Characterized for 100% Use
- Surge Current 500% of Ic
- Meets U/L Standards
- Easy Mounting
- Minimum Cost
- New Over Load Safe Operating Areas Non Repetive







MJ10051 MJ10052 MJ10101 MJ10102 MJ10201 MJ10202



MJ10050 MJ10100 MJ10200

Electrical Characteristics

	Ic (OP)	BVCEO (SUS)	VCESAT at	Ic/I _B	VF at Ic (OP)	PD
	(AMP)	(VOLT)	(VOLT)	(AMP)	VOLT	(WATT)
MJ10050	50	850	2.0	50/4	1.5	ologad ozni
MJ10051* MJ10052*	50 50	850 750	2.0	50/4 50/4	5 5	
MJ10100	100	450	2.0	100/3.3	1.5	500
MJ10101* MJ10102	100 100	450 350	2.0	100/3.3 100/3.3	5 5	
MJ10200	200	250	2.0	200/5.5	2	
MJ10201* MJ10202	200 200	250 200	2.0	200/5.5 200/5.5	5 5	

^{*}Fast Darlingtons with Speed-up Diode and Fast Recovery, High Power CE Diode

TMOS POWER FETs





TO-3 TYPE TMOS POWER FETs

BVDSS	1+2A	3A	4A	5+6A	7A	8A	10A	12A	15A	20A	25A	35A
1000	MTM1N100 (10)	MTM3N100 (7.0)	MTM4N100 (5.0)							ndards	s U/L Sta	reeM -
950	MTM1N95 (10)	MTM3N95 (7.0)	MTM4N95 (5.0)								nitruoM	- Easy
900	MTM2N90 (8.0)		MTM4N90* (5.0)	MTM5N90* (3.0)			vitsgaa a	mM seem	politorac	O also? h	num Cos Over Los	MOIN -
850	MTM2N85 (8.0)		MTM4N85* (5.0)	MTM5N85* (3.0)								
600	MTM2N60* (6.0)	MTM3N60 (2.8)		MTM6N60 (1.5)		MTM8N60* (0.85)						
550	MTM2N55* (6.0)	MTM3N55 (2.8)		MTM6N55 (1.5)		MTM8N55* (0.85)						
500	MTM2N50 (4.0)		MTM4N50 (1.5)		MTM7N50 (1.0)		MTM10N50* (0.85)		MTM15N50 (0.5)			
450	MTM2N45 (4.0)		MTM4N45 (1.5)		MTM7N45 (1.0)		MTM10N45* (0.65)		MTM15N45 (0.5)			
400		MTM3N40 (3.3)		MTM5N40 (1.0)		MTM8N40 (0.8)		MTM12N40* (0.4)	MTM14N40 (0.4)			
350		MTM3N35 (3.3)		MTM5N35 (1.0)		MTM8N35 (0.8)		MTM12N35* (0.4)	MTM15N35 (0.4)			
200		1	-11	MTM5N20 (1.0)	MTM7N20 (0.6)	MTM8N20 (0.5)		MTM12N20 0.35)	MTM15N20 (0.24)	* *		- one
180		- Luvi	d-yvv-l	MTM5N18 (1.0)	MTM7N18 (0.6)	MTM8N18 (0.5)		MTM12N18 (0.35)	MTM15N18 (0.24)			4-0
150		6			MTM7N15 (0.7)	MTM8N15 (0.5)	MTM10N15 (0.3)	20201	MTM15N15 (0.2)	MTM20N15* (0.16)		
120					MTM7N12 (0.7)	MTM8N12 (0.5)	MTM10N12 (0.3)		MTM15N12 (0.2)	MTM20N12* (0.16)		
100						MTM8N10 (0.5)	MTM10N10 (0.33)	MTM12N10 (0.2)		MTM20N10 (0.15)	MTM25N10* (0.1)	
80						MTM8N08 (0.5)	MTM10N08 (0.33)	MTM12N08 (0.2)	90	MTM20N08 (0.15)	MTM25N08* (0.1)	Blacks
60							MTM10N06 (0.28)	MTM12N06 (0.2)		MTM20N06 (0.12)	MTM25N06 (0.08)	MTM35N06 (0.06)
50	THE T		(90) si is	9*00	ir i	TABLE	MTM10N05 (0.28)	MTM12N05 (0.2)		MTM20N05 (0.12)	MTM25N05 (0.08)	MTM35N05 (0.06)

Note: The numbers into brackets are the RDS (on) max. guaranteed * means introduction planned beginning 1983

TO-3 TYPE TMOS P-CHANNEL

BVDSS	DEVICE	Rds (on) at Id/2
500	MTM2P50	6.0
400	MTM2P45	6.0
100	MTM815	0.4
80	MTM814	0.4

TMOS POWER FETs (continued)



CASE 221A-02 TO-220 AB

TO-220 TMOS POWER FETs

BVDSS	1A	2A	3A	4A	5+6A	7A	8A	10A	12A	14/15A	20A
1000	MTP1N100 (10)										
950	MTP1N95 (10)										
900		MTP2N90 (8)									
850		MTP2N85 (8)									
600	MTP1N60 (12)	MTP2N60* (6)	MTP3N60 (2.5)					E RINE	anou n	Pelds	
550	MTP1N55 (12)	MTP2N55* (6)	MTP3N55 (2.5)								
500	MTP1N50 (8)	MTP2N50 (4)		MTP4N50 (1.5)			zet	scullers very Dio	rovery m ast Recd	Super F	
450	MTP1N45 (8)	MTP2N45 (4)		MTP4N45 (1.5)		891	oiQ lslx	ery Epital	корей та	Ultra-Fa	
400	20-24	MTP2N40 (6.5)	MTP3N40 (3.3)		MTP5N40 (1.0)	******		Rectifie	enuven i seomus	Special	
350	20-29	MTP2N35 (6.5)	MTP3N35 (3.3)		MTP5N35 (1.0)		X +		eagbhB :	Recuse	
200		MTP2N20 (2.2)			MTP5N20 (1.0)	MTP7N20 (0.65)	MTP8N20 (0.5)		MTP12N20 (0.35)		
180		MTP2N18 (2.2)			MTP5N18 (1.0)	MTP7N18 (0.65)	MTP8N18 (0.5)		MTP12N18 (0.35)		
150			MTP3N15 (1.5)			MTP7N15 (0.7)	MTP8N15 (0.5)	MTP10N15 (0.3)		MTP15N15 (0.2)	
120			MTP3N12 (1.5)			MTP7N12 (0.7)	MTP8N12 (0.5)	MTP10N12 (0.3)		MTP15N12 (0.2)	
100			MTP3N10 ¹ (1)	MTP4N10 (1)			MTP8N10 (0.5)	MTP10N10 (0.33)	MTP12N10 (0.2)	MTP15N12 (0.15)	
80			MTP3N08 ¹ (1)	MTP4N08 (1)			MTP8N08 (0.5)	MTP10N08 (0.33)	MTP12N08 (0.2)	MTP15N08 (0.15)	
60					MTP6N06 ¹ (0.55)	MTP7N06 (0.45)		MTP10N06 (0.28)	MTP12N06 (0.2)	MTP14N06 (0.14)	MTP20N06 (0.08)
50					MTP6N05 ¹ (0.55)	MTP7N05 (0.45)		MTP10N05 (0.28)	MTP12N05 (0.2)	MTP14N05 (0.14)	MTP20N05 (0.08)

TO-220 TYPE TMOS P-CHANNEL

BVDSS	DEVICE	Rds (on) at Id/2
500	MTP2P50	6.0
400	MTP2P45	6.0
100	MTP815	0.4
80	MTP814	0.4

Note: 1 means case TO126 * means introduction planned beginning 1983

APPENDIX B SWITCHMODE RECTIFIERS FOR SWITCHING POWER SUPPLIES

Table o	of Cont	ents									
Fact Da	D	A:6:									
Super F	ast Reco	ectifiers very Dio	des			(41)		(4)	20-17 20-20		
Ultra-Fa	st Recov	ery Epita	axial Dio	des		MTP4N45		MTPZN45	20-21		
		Rectifie							20-24		
Rectifie	Bridges				MTPSNDS (IAI)		MTP3N35	MTP2N35	20-29		

FAST RECOVERY RECTIFIERS

... available for designs requiring a power rectifier having maximum switching times ranging from 100 ns to 750 ns. These devices are offered in current ranges of 1.0 to 50 amperes and in voltages to 1000 volts. Higher voltages are available upon request, but a necessary trade-off against switching speeds results. Reverse polarity (anode to case) obtained by adding an "R" suffix.
Fast Recovery Recifiers are also available in full-wave bridge configurations.


		lo	, AVERAGE RECTIF	FIED FORWARD C	URRENT (Ampe	res)	
	1	.0		3.0	13		5.0
	59-04 Plastic		60 Metal	(G-OG) Ealofd	267-01 Plastic	257 (DO-8) Matai	194 Plastic
VRRM (Volts)	/		1		•		
50	1N4933	MR810	MR830	MR850	MR910	an	MR820
100	1N4934	MR811	MR831	MR851	MR911	BY500 -100	MR821
200	1N4935	MR812	MR832	MR852	MR912	BY500 -200	MR822
400	1N4936	MR814	MR834	MR854	MR914	BY500 -400	MR824
600	1N4937	MR816	MR836	MR856	MR916	BY500 -600	MR826
800		MR817	000		Mr917		
1000		MR818	0001		MR918		
IFSM (Amps)	30	30	100	100	100	200	300
TA Rated IO	75	75	Of Bales AT	90*	90*	25	55*
C Rated IO			100	001	00.		001
TJ(Max) (°C)	150	150	150	175	175	175	175
t _{rr}	0.2	0.75	0.2	0.2	0.75	0.3	0.2

^{*} Must be derated for reserve power dissipation. See Data Sheet.

6.0	12	50			
(D	257 O-5) letal	257 (DO-5) Metal	60 Slobi		
			VRRM (Volts)		
1N3879	1N3889	1N3899	50	018AM	
1N3880	1N3890	1N3900	100	HERM	
1N3881	1N3891	1N3901	200	MRS12	
1N3883	1N3893	1N3903	400	118883	
MR1366	MR1376	MR1386	600	MRS16	
	Meas		800	VIBRIA	
	819916		1000	BTBFM .	
150	200	250	IFSM (Amps)	30	
	80° 28		TA Rated IO	78	
100	100	100	TC Rated IO	10 31 31 31	
150	150	150	TJ(Max) (°C)	oar	
0.2	0.2	0.2	t _{rr} (µs)	0.75	

		IO, AVE	RAGE RECTIFIED F	ORWARD CURRENT (An	nperes)
		30	30	40	50
		Case 11-03 TO-3	257 (DO-5) Metal		257 (DO-5) Metal
	VRRM (Volts)			cin	1
	50	R710X	1N3909	MR860	MR870
40%	100	R711X	1N3910	MR861	MR871
A	200	R712X	1N3911	MR862	MR872
-	400	R714X	1N3913	MR864	MR874
600	600	10/1	MR1396	MR866	MR876
- 20	800	880	100	94G CB	. 10
	1000		na ravion	nea.	at From
5102	IFSM (Amps)	150	300	350	400
1012	TA Rated IO	MB2104	098-	1884	ET 5084
8108	Tc Rated Io	MR2168	100		100
100	T _J (Max) (°C)	150	150	160	160
	t _{rr} (µs)	0.2	0.2	0.2	0.2
50	u ger	087	081	75 150	02

SUPER FAST RECOVERY DIODES




ULTRA-FAST RECOVERY EPITAXIAL DIODES

... designed for use in switching power supplies, inverters and as free wheeling diodes

		IOA	VERAGE RECTIF	IED FORWARD	CURRENT (AMPE	RES)	
	1		7 8 8	8	81 2	×8	2×10
	DO41-GLASS CASE 59-03		TO-220AC	TO-220AB			
VRRM Volts					1		
50	MUR105	BYW29-50	BYW80-50	MUR805	BYW51-50	MUR1605CT	BYV32-50
100	MUR110	BYW29-100	BYW80-100	MUR810	BYW51-100	MUR1610CT	BYV32-10
150 081	MUR110 MUR115	BYW29-100 BYW29-150	BYW80-100 BYW80-150	MUR810 MUR815	BYW51-100 BYW51-150	MUR1610CT MUR1615CT	BYV32-100
150 081	MUR115	BYW29-150	BYW80-150	MUR815	BYW51-150	MUR1615CT	BYV32-15

			25	15	0	12
	DO41-BLAS CASE 59-89		etric stud M5		TO-229AB	
VRRM Volts						
		y				B)//4/00 50
50 08	MURIOS	BYW77-50	BYW31-50	BYW81-50	MUNISOSOT	BYW30-50
100	MURTOS	BYW77-50	BYW31-50 BYW31-100	BYW81-50 BYW81-100		BYW30-50
				200000	MUTTER DC 0	
100	arriflum	BYW77-100	BYW31-100	BYW81-100	MURITARDO 0	BYW30-100
100	arriflum	BYW77-100 BYW77-150	BYW31-100 BYW31-150	BYW81-100 BYW81-150	O Daran Lum	BYW30-100



			IO AVERAGE REC	CTIFIED FORWA	ARD CURRENT (AM	PERES)	
	- MAN (sile)	35		50			70
	08	2	257-01	D05 Metal		MISR 1020	
	00			[2]			
	35				ACAT PROPERTY AND A		
	40			ting			
VRRM Volts	83			TORI SAFECT	BASTREM		21-998
50	(899)	BYW92-50	BYW7	8-50	BYW93-50	B07 B	YW94-50
100	(0.	BYW92-100	BYW78	3-100	BYW93-100	В	YW94-100
150	Board int (°C)	BYW92-150	BYW78	3-150	BYW93-150	В	YW94-150
IFSM(AMP	Ol betaR (O*	500	500)	800		800
TJMAX(°C	(XAM)	150	Ger 150	081	150	160	150
TRR(ns)	SIVXA	50	60	0.87	60	0.63	60

SCHOTTKY RECTIFIERS

Refinements in processing of SWITCHMODE Schottky Power Rectifiers are producing ruggedness and temperature performance comparable to silicon-junction rectifiers, with the high speed and low forward voltage drop characteristic of Schottky's metal/silicon junctions. Ideal for use in low voltage, high frequency power supplies and as very fast clamping diodes, these devices feature switching times less than 10 ns, and are offered in current ranges from 1 to 75 amperes, and reverse voltages to 50 Volts.

TO220 RANGE

	30	20	15	16	10	7
	TO220AB	TO220AB	TO220AB	TO220NC	TO220AC	TO220NC
VRRM (Volts)						
20		10-72	MBR1520CT		MBR1020	
30			17			
35	MBR2535CT	MBR2035CT	MBR1535CT	MBR1635	MBR1035	MBR735
40			1361			
45	MBR2545CT	MBR2045CT	MBR1545CT	MBR1645	MBR1045	MBR745
IFSM (AMPS)	150	150	150	150	150	150
† TC Rated I	105	135	105	BYW93-100	135	105
TA Rated I(PC Board Mount (°C)	3YW92-150	WW/8	150	DET-EBWYS	в	087-NBWY
† TL Rated I	500	50		608		800
TJ(MAX) (°C)	150	150	150	150	150	150
MAXVE IFM: IO	0,57	0,57	0,57	0,57	0,57	0,57

			IO, AVER	AGE RECTIFI	ED FORWARD	CURRENT (Amperes)		
	1.	.0	3.	.0	3.0	5.0	8.0	15	
	59- Pla	-04 stic		S7 stic	6 Me Tin-	tal	60 Metal Tin-Can	56-02 (D0-4) Metal	A
VRRM (Volts)	/	Bristy stoV)	s-seave o	SECREM 1	/	TI NEXTERNAL	Ų,		
20	1N5817	MBR120P	1N5820	MBR320P	MBR320M	1N5823	BY08-20	1N5826	MBR1520
30	1N5818	MBR130P	1N5821	MBR330P	MBR330M	1N5824	BYS08-30	1N5827	MBR1530
35		100			MBR335M	80241	1118098	MBR254	MBR1535
40	1N5819	MBR140P	1N5822	MBR340P	MBR340M	1N5825†		1N5828	MBR1540
45		68 0	BY835-6				BYS08-45		
		igal sma)	000	000		604	BYS08-50	.008	008
IFSM (Amps)	25	25	80	80	500	500	500	500	500
†TC Rated IO	Ol pa	TA Rat PC Bs					100	85	80
TA Rated IO PC Board Mount (°C)	Cl pa	#TL Ra							
† TL Rated IO	90	80	95	85	90	80	125	821	125
TJ(Max) (°C)	125	125	125	125	125	125	150	125	125
Max VF	*0.60 TL = 25°C	*0.60 TL = 25°C	*0.525 TL = 25°C	0.55 T _L = 25°C	0.45 5A TC = 25°C	*0.38 TC = 25°C	0.50	*0.50 TC = 25°C	0.55 TC = 25°C

^{*} Values are for the 40-Volt units. The lower voltage part provide lower limits.

[†] Must be derated for reverse power dissipation. See Data Sheet.

^{††} Motorola TX versions available, consult factory.

BYS08-20 CECC Registered Device

	25		30	30	3	15	
	56-02 (D-04 Metal	(Ampares) 0.8	54 (To-3) Metal	(D	6-02 O-4) etal	VA .01	0.1
				\$			VRRM (Volts)
1N5829	MBR2520		MBR3020CT		MBR3520	BYS35-20	20
1N5830	MBR2530	1N6095	N TNE823	MBRESON	40SERBIA	BYS35-30	30
BIRBM	MBR2535	E-аогуа	MBR3035CT	Mensag	MBR3535	resaur	35
†1N5831	MBR2540	1N6096	SD241	SD42			40
агяам	1115828		MBR3045CT	MBRING	†MBR3545	BYS35-45	45
		BY308-4				BYS35-50	50
800	800	400	400		600	600	IFSM (Amps)
85	80	70	95	500	90	90	†TC Rated I(
-08	88	507					TA Rated IO PC Board Mount (°C)
							†TL Rated I(
125	125	125	150	150	150	150	TJ (Max) (°C)
*0.48 FC = 25°C	0.55 TC = 25°C	0.86 78.5A TC = 70°C	0.95 60A TC= 125°C	0.55 20A TC= 125°C	0.70 78.5A TC = 125°C	0.77 70A TC = 100°C	Max VF IFM = IO

Capable of 150°C junction temperature operation.

Notes: 1. Braided lead top terminal configuration available; consult your Sales Representative.

†Motorola TX versions available, consult factory.

BYS35-20 CECC Registered Device

BYS60-20 CECC Registered Device

			IO, AVERAG	E RECTIFIED	FORWARD C	URRENT (Am	peres)	
	4	10	50	60	6	60	a XIII	75
VRRM (Volts)	(DC	57 O-5) O-5) O-6 O-6 O-6 O-7 O-7 O-7 O-7 O-7 O-7 O-7 O-7 O-7 O-7		43-02 (DO-21) Metal	chical syst ng over wit ant compa p". Load ut connected rent, or fit attery pres	(DC	57 O-5) O-5atal Lee 1	RARY OF RARIAND Ily verving Ilmes, but Il when the Halor is so ion of son
20	1N5832	MBR4020		MBR6020PF	MBR6020	BYS60-20	BYS75-20	MBR7520
30	1N5833	MBR4030	1N6097	aump, a Juration.	reped load by sharter	BYS60-30	BYS75-30	MBR7530
35		MBR4035		MBR6035PF	MBR6035	ne ls runnin	le the angl	MBR7535
40	1N5834	MBR4040	1N6098	and man	SD51	o metaya te	the electric	MBR7540
45				MBR6045PF	†MBR6045	BYS60-45	BYS75-45	†MBR754
50		(utlev			altes	BYS60-50	BYS75-50	source to
IFSM (Amps)	800	800	800	800	800	800	1000	1000
TC Rated IO	75	70	70	90	90	90	90	90
TA Rated IO PC Board Mount (°C)		-Medi (dma		delimenos	xe ere ex	All transit decsy	toW	
TL Rated IO (°C)	10	Mayl (quià		zaulsv a	dandegar	ns awork	semil bins	secsilov
TJ (Max) (°C)	125	125	125	150	150	150	150	150
Max VF	*0.59 TC= 25°C	0.63 TC = 25°C	0.86 157A TC = 70°C	0.80 157A TC = 125°C	0.80 157A TC = 125°C	0.81 120A TC = 100°C	0.78 150A TC = 100°C	0.90 220/ TC = 125°0

SPECIAL PURPOSE RECTIFIERS

TRANSIENTS IN THE AUTOMOTIVE ELECTRICAL SYSTEM

The introduction of electronics into the automobile has brought with it the interesting sidelight of characterizing the automotive electrical system for transients.

Since most electro-mechanical systems exhibit a wearout phenomenon as electrical stresses are increased, there has been no need to separately define transients from the normal load conditions. Any transient condition was simply accounted for by increasing contact ratings, etc. The introduction of semiconductors changes the picture since they exhibit a different sensitivity to transients. Semiconductors tend to have a black and white failure characteristic when exposed to transients in that no damage is caused below a certain level and total failure results above a certain level. Unfortunately these two levels are separate and the problem is further complicated by the fact that the energy tolerance of semiconductors is normally subject to a production distribution. This leaves solid state systems open to problems which are discovered only after many units are in the field.

SUMMARY OF TRANSIENTS

Transients in the automotive electrical system have widely varying energy levels occurring over widely varying times, but most become insignificant compared to the worst transient known as "Load Dump". Load dump happens when the battery becomes disconnected while the alternator is supplying charging current, or the disconnection of some other load with no battery present. Load dump transients generally are of 200 to 500 milliseconds duration, having an exponential decay from a worst case peak voltage of 80-120 volts. A clamped load dump, it should be noted, will be of considerably shorter duration.

Although the possibility of the battery becoming disconnected while the engine is running may seem remote, it is not reasonable this occurrence should result in the total failure of the electrical system of a car.

The following table lists some of the transients the automotive electronic designer must consider and should cause him to provide some level of protection.

Power Source	Available Transients
Battery Line	 ± 200 Volts for μseconds
1000	2. +Load Dump
Ignition Line and	1300 Volts for milliseconds
Accessory Line	2. ±200 Volts for µseconds
	3. +Load Dump
	Note: All transients are exponential

The voltages and times shown are reasonable values from many on-car measurements. Since the nonload-dump transients are of low energy, but high voltage, it is recommended they be clamped rather than blocked. It is imperative that source impedances also be known to allow proper selection of clamp devices.

	Automot	ive Transient Suppres	501
	Case		194
		всавит о	1
		638/11	9
	VRRM (Volts)		
	23	MDOEDEL	MDOFOOL
000	23	MR2525L	MR2520L
7.0	lo (Amp)	at 6 of betai	OT 6
- 1	3V (Volts)	24-32	24-32
	IRSM (Amp)	62	40
	IFSM (Amp)	600	400
TC	Rated IO	150	150
	TJRRM (°C)	175	175

RECTIFIER BRIDGES

Motorola SUPERBRIDGES offer cost effectiveness and reliability in single phase applications. Chip/leadframe techniques are used for lower-current types, while the higher current assemblies combine pretested 'button' rectifier cells for low assembly cost and high yields. Performance of four individual diodes is achieved at the cost of only two, with reliability of the whole assembly comparable to that of a single unit. The higher current assemblies feature versatile slip-on/solder/wire wrap terminals.

Fast Recovery versions having reverse recovery times of less than 200 nanoseconds are available by adding a 'FR' suffix to the part number.

Schottky Bridge inquiries are invited by the factory.

2000 20	AU .		18/11	WINS TO 1907HUI	a muminim s	unia suoneondo	Settabop) dn-	delig
		. 11.	lo,	DC Output CUF	RRENT (Ampe	res)		
	1.5	2.0	2.0	4.0/8.0*	15	25	25	35
	109-03	312-02	312-02	117A-02	309-01	309-01	309A-03	309-01
VRRM Volts	***				•	•	die Coles	
50	MDA920A2		MDA200	MDA970A1	BYW20	BYV25-50	MDA2500	BYW60
100	MDA920A3	MDA220	MDA201	MDA970A2	BYW21	BYV25-100	MDA2501	BYW61
200	MDA920A4	Switch	MDA202	MDA970A3	BYW22	BYV25-200	MDA2502	BYW62
400	MDA920A6	Switch 2	MDA204	MDA970A5	BYW24	BYV25-400	MDA2504	BYW64
600	MDA9207A7	Timing 3 Capacitor 3	MDA206	MDA970A6	BYW26	BYV25-600	MDA2506	BYW66
800	MDA920A8	E Bn0	MDA208	CF	BYW28	BYV25-800	MDA2508	BYW68
1000	MDA920A9		MDA210	CF	BYW79	BYV25-1000	MDA2510	BYW89
IFSM (°C)	45	60	60	100	400	400	400	400
Tc Rated Io	50	55	55	a 9 .		Companiator	O 35V	
TC Rated IO	Temperatural Range	salvati			55	55	55 '	55
TJ(Max) (°C)	175	150	175	150	175	175	175	175

8.0A TC = 55°C * 4.0A TA = 25°C

Note: 1. The MDA970A series replaces the MDA970 in the new Case 117A-02, which has minor changes over the old Case 117. SUPERBRIDGES is a trademark of Motorola Inc.

[·] Square size 35 mm



MC34063 MC35063 MC33063

Advance Information

DC TO DC CONVERTER CONTROL CIRCUITS

The MC34063 Series is a monolithic control circuit containing the primary functions required for dc-to-c converters. The device consists of an internal temperature compensated reference, comparator, controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This series was specifically designed to be incorporated in Step-Down (Buck) and Step-Up (Boost) applications with a minimum number of external components.

- Operation from 2.5 V to 40 V Input
- Low Standby Current
 - Current Limiting
 - Output Switch Current of 1.5 A
 - Output Voltage Adjustable from 1.25 to 40 V
 - Frequency Operation from 100 Hz to 100 kHz

DC TO DC CONVERTER CONTROL CIRCUITS


SILICON MONOLITHIC INTEGRATED CIRCUITS



P1 SUFFIX PLASTIC PACKAGE CASE 626

U SUFFIX CERAMIC PACKAGE CASE 693





PIN CONNECTIONS Switch Driver Collector Collector Switch Ipk Sense Emitter Timing 6 VCC Capacitor Comparator Gnd Inverting Input (Top View)

ORI	DERING INFORM	MATION
Device	Temperature Range	Package
MC35063U	-55 to +125°C	Ceramic DIP
MC33063U	GAI	Ceramic DIP
MC33063P1	-40 to +85°C	Plastic DIP
MC34063U		Ceramic DIP
MC34063P1	0 to +70°C	Plastic DIP

ADI-727

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	40	Vdc
Comparator Input Voltage Range	VIR	-0.3 to +40	Vdc
Switch Collector Voltage	VC(switch)	40	Vdc
Switch Emitter Voltage	V _E (switch)	40	Vdc
Switch Collector to Emitter Voltage	VCE(switch)	40	Vdc
Driver Collector Voltage	VC(driver)	40	Vdc
Switch Current	Isw	1.5	Amps
Power Dissipation and Thermal Characteristics Ceramic Package $T_{A} = +25^{\circ}\text{C}$ Derate above $T_{A} = +25^{\circ}\text{C}$ Plastic Package $T_{A} = +25^{\circ}\text{C}$ Derate above $T_{A} = +25^{\circ}\text{C}$	PD 1/θJA PD 1/θJA	1.25 10 1.0 10	W mW/°C W mW/°C
Operating Junction Temperature Ceramic Package Plastic Package	TJ	+ 150 + 125	°C
Operating Ambient Temperature Range MC35063 MC33063 MC34063	TA	-55 to +125 -40 to +85 0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V; T_A = T_{low} to T_{high} [Note 1] unless otherwise specified.)

Characteristic	Symbol	Min	Тур	Max	Unit
OSCILLATOR					
Charging Current (5.0 V \leq V _{CC} \leq 40 V, T _A = 25°C)	lchg	20	35	50	μΑ
Discharge current (5.0 V \leq V _{CC} \leq 40 V; T _A = 25°C)	Idischg	150	200	250	μΑ
Voltage Swing (T _A = 25°C)	Vosc	_	0.5	_	V _{p-p}
Discharge to Charge Current Ratio (Ipk(sense) = VCC, TA = 25°C)	ldischg/lchg		6.0	1 -	170
Current Limit Sense Voltage chg = dischg, TA = 25°C	V _{lpk} (sense)	250	300	350	mV
OUTPUT SWITCH (Note 2)					
Saturation Voltage, Darlington Connection ISW = 1.0 A; VC(driver) = VC(switch)	VCE(sat)		1.0	1.3	V
Saturation Voltage I _{SW} = 1.0 A; I _C (driver) = 50 mA, (Forced B ≈ 20)	V _{CE(sat)}		0.45	0.7	V
DC Current Gain I _{SW} = 1.0 A; V _{CE} = 5.0 V; T _A = 25°C	hFE	35	120	-	
Collector Off-State Current (V _{CE} = 40 V; T _A = 25°C)	IC(off)	-	10	-	nA
COMPARATOR					Tol
Threshold Voltage	V _{th}	1.18	1.25	1.32	V
Threshold Voltage Line Regulation (3.0 V ≤ V _{CC} ≤ 40 V)	Regline	MERILO RI	0.04	0.2	mV/\
Input Bias Current (Vin = 0 V)	IIB	_	40	400	nA
TOTAL DEVICE					H UNI
Supply Current $5.0 \text{ V} \leq \text{V}_{CC} \leq 40 \text{ V}, \text{C}_{T} = 0.001 \mu\text{F}$ $ \text{pk(sense)} = \text{V}_{CC}, \text{V pin 5} > \text{V}_{th},$ Pin 2 = Gnd, Remaining pins open	lcc	-	2.4	3.5	mA

NOTES:

1. Tlow = -55°C for MC35063 Thigh = +125°C for MC35063 -40°C for MC33063 0°C for MC34063 +70°C for MC34063 +70°C for MC34063 2. Output switch tests are performed under pulsed conditions to minimize power dissipation.

FIGURE 1 — OUTPUT SWITCH ON-OFF TIME versus OSCILLATOR TIMING CAPACITOR




FIGURE 2 — STANDBY SUPPLY CURRENT versus SUPPLY VOLTAGE




FIGURE 3 — EMITTER-FOLLOWER CONFIGURATION OUTPUT SWITCH SATURATION VOLTAGE Versus EMITTER CURRENT




FIGURE 4 — COMMON-EMITTER CONFIGURATION OUTPUT SWITCH SATURATION VOLTAGE versus COLLECTOR CURRENT





FIGURE 5 — STEP-DOWN CONVERTER



Test	Conditions	Results
Line Regulation	$V_{in} = 15 \text{ to } 25 \text{ V}, I_{o} = 500 \text{ mA}$	15 mV
Load Regulation	$V_{in} = 25 \text{ V}, I_{o} = 50 \text{ to } 500 \text{ mA}$	5.0 mV
Output Ripple	V _{in} = 25 V, I _o = 500 mA	40 mV _{p-p}
Short Circuit Current	V_{in} = 25 V, R_L = 0.1 Ω	2.3 A
Efficiency	V _{in} = 25 V, I _o = 500 mA	84.7%

FIGURE 6 — EXTERNAL CURRENT BOOST CONNECTIONS
FOR IC PEAK GREATER THAN 1.5 A





FIGURE 7 — STEP-UP CONVERTER



Test	Conditions	Results
Line Regulation	$V_{in} = 8.0 \text{ to } 16 \text{ V}, I_{o} = 175 \text{ mA}$	12 mV
Load Regulation	$V_{in} = 12 \text{ V}, I_{o} = 75 \text{ to } 175 \text{ mA}$	45 mV
Output Ripple	$V_{in} = 12 \text{ V}, I_{o} = 175 \text{ mA}$	150 mV _{p-p}
Short Circuit Current	$V_{in} = 12 \text{ V}, R_L = 0.1 \Omega$	2.0 A
Efficiency	V _{in} = 12 V, I _o = 175 mA	93%

FIGURE 8 — EXTERNAL CURRENT BOOST CONNECTIONS
FOR IC PEAK GREATER THAN 1.5 A




FIGURE 9 — DESIGN FORMULA TABLE

Calculation	Step-Down	Step-Up
ton toff	V _{out} + V _F V _{in(max)} - V _{sat} - V _{out}	$\frac{V_{\text{out}} + V_{\text{F}} - V_{\text{in(min)}}}{V_{\text{in(min)}} - V_{\text{sat}}}$
(ton + toff)max	1 f _{min}	1 f _{min}
CT	4 X 10 ⁻⁵ t _{on}	4 X 10 ⁻⁵ t _{on}
lpk(switch)	2l _{out(max)}	$2l_{out(max)} \left(\frac{t_{on} + t_{off}}{t_{off}}\right)$
RSC	0.33/lpk(switch)	0.33/lpk(switch)
L(min)	$\left(\frac{V_{in(max)} - V_{sat} - V_{out}}{I_{pk(switch)}}\right) t_{on(max)}$	$\left(\frac{V_{in(min)} - V_{sat}}{I_{pk(switch)}}\right)$ ton (max)
Co	Ppk(switch) (ton + toff) 8 Vripple(p-p)	≈ lout ton Vripple

V_{sat} = Saturation voltage of the output switch.

VF = Forward voltage drop of the ringback rectifier.

The following power supply characteristics must be chosen:


V_{in} — Nominal input voltage. If this voltage is not constant, then use V_{in(max)} for step-down and V_{in(min)} for step-up converter.

 V_{out} — Desired output voltage, $V_{out} = 1.25 \left(1 + \frac{R_2}{R_1}\right)$.

lout - Desired output current.

fmin — Minimum desired output switching frequency at the selected values for Vin and Io.

Vripple(p-p) — Desired peak-to-peak output ripple voltage. In practice, the calculated value will need to be increased due to the capacitor's equivalent series resistance and board layout. The ripple voltage should be kept to a low value since it will directly effect the line and load regulation.



RIGHRE 9 - DESIGN FORMULA TABLE

Vest in Enturesion voltage of the output switch.

Vs. = Forward vultage drop of the ringbook regimes.

The following power supply characteristics must be chosen:

V_{in} — Nominal Input voltage. If this voltage is not constant, then use V_{in(max)} for step-down and V_{in(min)} for step-

$$v_{out}$$
 — Desired output voltage, $V_{out} = 1.25 \left(1 + \frac{\Omega_2}{R_1}\right)$

L. .. Desired output current.

led — Cash of the selected values for Vin and Indian frequency at the selected values for Vin and Indian increases.

Vippletp-p) — Desired peak-to-peak output ripple voltage. In practice, the calculated value will need to be increased due to the capacitor's equivalent series resistance and board layout. The ripple voltage should be

